project.name

Tanisha Agarwal

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

SR FLIP FLOP

SR FLIP FLOP
Public
project.name

4*1 multiplexers

4*1 multiplexers
Public
project.name

Data path

Data path
Public
project.name

4*1 multiplexers

4*1 multiplexers
Public
project.name

binary to gray 8 bit

binary to gray 8 bit
Public
project.name

3 TO 8 LINE DECODER

3 TO 8 LINE DECODER
Public
project.name

Data path

Data path
Public
project.name

T flip flop

T flip flop
Public
project.name

SR flip flop

SR flip flop
Public
project.name

JK flip flop

JK flip flop
Public
project.name

D flip flop

D flip flop
Public
project.name

T flip flop

T flip flop
Public
project.name

JK flip flop

JK flip flop
Public
project.name

Untitled

Untitled
Public
project.name

binary to gray 8 bit

binary to gray 8 bit
Public
project.name

4 Bit Carry Look Ahead Adder

4 Bit Carry Look Ahead Adder
Public
project.name

Full adder using basic gates

Full adder using basic gates
Public
project.name

Half addder using basic gates

Half addder using basic gates
Public
project.name

gray to binary 8 bit

gray to binary 8 bit
Public
project.name

3 TO 8 LINE DECODER

3 TO 8 LINE DECODER
Public
project.name

D flip flop

D flip flop
Public
project.name

Full adder using basic gates

Full adder using basic gates
Public
project.name

Half adder

Half adder
Public
project.name

Untitled

Untitled
Public
project.name

8:1 Mux using Logic Gates

8:1 Mux using Logic Gates
Public
project.name

8 bit input output

8 bit input output
Public
project.name

Half addder using basic gates

Half addder using basic gates
Public
project.name

Half addder using basic gates

Half addder using basic gates
Public
project.name

SR flip flop

SR flip flop
Public
project.name

D Flip-Flop

D Flip-Flop
Public
project.name

4-bit asynchronus counter

4-bit asynchronus counter
Public
project.name

8 bit ALU

8 bit ALU
Public
project.name
No result image
Tanisha Agarwal doesn't have any favourites.

CLA

CLA
Public
project.name