project.name

Priyanshi Kushwaha

Member since: 3 years

Educational Institution: Ajay Kumar Garg Engineering College

Country: India

Experiment 4(T, D, SR, JK FLIP FLOP)

Experiment 4(T, D, SR, JK FLIP FLOP)
Public
project.name

Experiment 1 (Full)

Experiment 1 (Full)
Public
project.name

Experiment 1 (Half)

Experiment 1 (Half)
Public
project.name

Experiment 5 (input output system)

Experiment 5 (input output system)
Public
project.name

Experiment 7 (4 Bit Carry Look ahead adder)

Experiment 7 (4 Bit Carry Look ahead adder)
Public
project.name

Experiment 9( n bit counter)

Experiment 9( n bit counter)
Public
project.name

Experiment 5 (8 Bit Input Output System)

Experiment 5 (8 Bit Input Output System)
Public
project.name

Experiment 3 ( 3:8 Decoder, 8*1 Multiplexer)

Experiment 3 ( 3:8 Decoder, 8*1 Multiplexer)
Public
project.name

Exp. 2 (Gray to Binary, Binary To Gray)

Exp. 2 (Gray to Binary, Binary To Gray)
Public
project.name

Exp. 6 (1 Bit ALU)

Exp. 6 (1 Bit ALU)
Public
project.name

Data Path using MUX and decoder

Data Path using MUX and decoder
Public
project.name