Member since: 2 years
Educational Institution: Delhi University
Country: India
Ex 2 (2)
Ex 2 (2)Circuit Simplification 1K2
Circuit Simplification 1K2Circuit Simplification 3
Circuit Simplification 3Circuit simplification 2
Circuit simplification 2R-S (NAND)
R-S (NAND)RS NOR clocked
RS NOR clockedRevised RS (NOR Gate)
Revised RS (NOR Gate)Exp 2 (dont care 3)
Exp 2 (dont care 3)SISO SF with D FF
SISO SF with D FFPISO SF by D FF
PISO SF by D FFHalf Adder
Half AdderCircuit Simplification 4
Circuit Simplification 4Full Adder
Full Adderexp 2 (1)
exp 2 (1)Circuit Simplification 1
Circuit Simplification 1RS NAND (clocked)
RS NAND (clocked)Half Substractor
Half SubstractorPIPO SF using D FF
PIPO SF using D FFNAND as a Universal Gate
NAND as a Universal GateFull Substractor
Full SubstractorExp 1 simp2
Exp 1 simp2