project.name

NARALA SRINITHYA

Member since: 3 years

Educational Institution: Not Entered

Country: India

9920004580 end lab sipo

9920004580 end lab sipo
Public
project.name

De Morgan's theorem and distributive law

De Morgan's theorem and distributive law
Public
project.name

half,full adder and logic gates EX1&2

half,full adder and logic gates EX1&2
Public
project.name

7 Segment Display

7 Segment Display
Public
project.name

BCD 7 segment

BCD 7 segment
Public
project.name

EX4:COMBINATIONALCIRCUITS

EX4:COMBINATIONALCIRCUITS
Public
project.name

encoder and decoder

encoder and decoder
Public
project.name

PARITY CHECKERS AND GENERATORS

PARITY CHECKERS AND GENERATORS
Public
project.name

CODE CONVERTERS

CODE CONVERTERS
Public
project.name

SEQUENCIAL LOGIC CIRCUITS

SEQUENCIAL LOGIC CIRCUITS
Public
project.name

FULL AND HALF SUBTRACTER

FULL AND HALF SUBTRACTER
Public
project.name

{[(a+c')' * bd']' * [(a+c')*bd']' } ' ,kmap

{[(a+c')' * bd']' * [(a+c')*bd']' } ' ,kmap
Public
project.name

EX3:MAGNITUDE COMPARATOR

EX3:MAGNITUDE COMPARATOR
Public
project.name

SHIFT REGISTERS

SHIFT REGISTERS
Public
project.name

COUNTERS

COUNTERS
Public
project.name

half,full adder and logic gates EX1&2

half,full adder and logic gates EX1&2
Public
project.name

BCD 7 segment

BCD 7 segment
Public
project.name
No result image
NARALA SRINITHYA doesn't have any favourites.
No result image
NARALA SRINITHYA is not a collaborator of any project.