Preetha.R - Circuits

Preetha.R

Member since: 2 years

Educational Institution: Not Entered

Country: Not Entered

Design and implementation of Half full adder and half/full subtrator

Design and implementation of Half full adder and half/full subtrator

Public

project.name

Verfiication of Logic gate

Verfiication of Logic gate

Public

project.name

THEOREMS

THEOREMS

Public

project.name

Verification of Logic Gate

Verification of Logic Gate

Public

project.name

Exp 1. logic circuit

Exp 1. logic circuit

Public

project.name

Preetha.R doesn't have any favourites.

Preetha.R is not a collaborator of any project.