project.name

SATRASALA VINAY KUMAR

Member since: 3 years

Educational Institution: KALASALINGAM UNIVERSITY

Country: India

PARITY

PARITY
Public
project.name

HALF ADDER AND FULL ADDER

HALF ADDER AND FULL ADDER
Public
project.name

De Morgan's theorom

De Morgan's theorom
Public
project.name

Distributive law

Distributive law
Public
project.name

SIMPLIFICATION OF LOGICGATES1

SIMPLIFICATION OF LOGICGATES1
Public
project.name

K MAP 1

K MAP 1
Public
project.name

comparator- 2 input

comparator- 2 input
Public
project.name

SUBTRACTORS

SUBTRACTORS
Public
project.name

BCD TO SEVEN SEGMENT DECODER

BCD TO SEVEN SEGMENT DECODER
Public
project.name

Flip-Flops using NAND Gate

Flip-Flops using NAND Gate
Public
project.name

Flip-Flops

Flip-Flops
Public
project.name

ENCODERS AND DECODERS

ENCODERS AND DECODERS
Public
project.name

combinational logic circuit-multiplexer

combinational logic circuit-multiplexer
Public
project.name

Code converter

Code converter
Public
project.name

implementation of logic gates

implementation of logic gates
Public
project.name

sequential logic circuits

sequential logic circuits
Public
project.name

SHIFT REGISTERS

SHIFT REGISTERS
Public
project.name

combinational logic circuit-demultiplexer

combinational logic circuit-demultiplexer
Public
project.name

Ring and Johnson Counter

Ring and Johnson Counter
Public
project.name
No result image
SATRASALA VINAY KUMAR doesn't have any favourites.
No result image
SATRASALA VINAY KUMAR is not a collaborator of any project.