Member since: 3 years
Educational Institution: KALASALINGAM UNIVERSITY
Country: India
PARITY
PARITYHALF ADDER AND FULL ADDER
HALF ADDER AND FULL ADDERDe Morgan's theorom
De Morgan's theoromDistributive law
Distributive lawSIMPLIFICATION OF LOGICGATES1
SIMPLIFICATION OF LOGICGATES1K MAP 1
K MAP 1comparator- 2 input
comparator- 2 inputSUBTRACTORS
SUBTRACTORSBCD TO SEVEN SEGMENT DECODER
BCD TO SEVEN SEGMENT DECODERFlip-Flops using NAND Gate
Flip-Flops using NAND GateFlip-Flops
Flip-FlopsENCODERS AND DECODERS
ENCODERS AND DECODERScombinational logic circuit-multiplexer
combinational logic circuit-multiplexerCode converter
Code converterimplementation of logic gates
implementation of logic gatessequential logic circuits
sequential logic circuitsSHIFT REGISTERS
SHIFT REGISTERScombinational logic circuit-demultiplexer
combinational logic circuit-demultiplexerRing and Johnson Counter
Ring and Johnson Counter