project.name

PASALA SAI KUMAR REDDY CSEUG-2020 Batch

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

De Morgan's theorom

De Morgan's theorom
Public
project.name

Distributive law

Distributive law
Public
project.name

HALF ADDER AND FULL ADDER

HALF ADDER AND FULL ADDER
Public
project.name

SIMPLIFICATION OF LOGICGATES1

SIMPLIFICATION OF LOGICGATES1
Public
project.name

K MAP 1

K MAP 1
Public
project.name

combinational logic circuit-multiplexer

combinational logic circuit-multiplexer
Public
project.name

combinational logic circuit-demultiplexer

combinational logic circuit-demultiplexer
Public
project.name

gray code to binary

gray code to binary
Public
project.name

sequential logic circuits

sequential logic circuits
Public
project.name

HALF AND FULL ADDER

HALF AND FULL ADDER
Public
project.name

SUBTRACTORS

SUBTRACTORS
Public
project.name

encoder

encoder
Public
project.name

decoder

decoder
Public
project.name

PARITY

PARITY
Public
project.name

SISO

SISO
Public
project.name

SIPO

SIPO
Public
project.name

implementation of logic gates

implementation of logic gates
Public
project.name

2-bit ripple counter

2-bit ripple counter
Public
project.name

comparator- 2 input

comparator- 2 input
Public
project.name

BCD TO SEVEN SEGMENT DECODER

BCD TO SEVEN SEGMENT DECODER
Public
project.name

MODEL LAB

MODEL LAB
Public
project.name

binary to gray code converter

binary to gray code converter
Public
project.name
No result image
PASALA SAI KUMAR REDDY CSEUG-2020 Batch doesn't have any favourites.
No result image
PASALA SAI KUMAR REDDY CSEUG-2020 Batch is not a collaborator of any project.