project.name

Abhishek Rajput

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

ASSESSMENT

ASSESSMENT
Public
project.name

Assessment

Assessment
Public
project.name

full adder

full adder
Public
project.name

ALL GATES USING NAND GATE

ALL GATES USING NAND GATE
Public
project.name

ALL GATES USING NOR GATE

ALL GATES USING NOR GATE
Public
project.name

half adder

half adder
Public
project.name

FULL ADDER USING FULL SUBTRACTOR

FULL ADDER USING FULL SUBTRACTOR
Public
project.name

ALU LOGIC

ALU LOGIC
Public
project.name

AND

AND
Public
project.name

NAND

NAND
Public
project.name

NOR

NOR
Public
project.name

XOR

XOR
Public
project.name

XNOR

XNOR
Public
project.name

AND using NAND

AND using NAND
Public
project.name

adder subtractor

adder subtractor
Public
project.name

Untitled

Untitled
Public
project.name

complete ALU

complete ALU
Public
project.name

Half adder using half subtractor

Half adder using half subtractor
Public
project.name

4 bit bcd adder

4 bit bcd adder
Public
project.name

OR

OR
Public
project.name

Untitled

Untitled
Public
project.name

ALL GATES USING NOR GATE

ALL GATES USING NOR GATE
Public
project.name

full subtractor usig nand gate only

full subtractor usig nand gate only
Public
project.name

Tic tac toe Simulator

Tic tac toe Simulator
Public
project.name
No result image
Abhishek Rajput doesn't have any favourites.
No result image
Abhishek Rajput is not a collaborator of any project.