Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
4 Bit Synchronous Down CoUNTER
4 Bit Synchronous Down CoUNTERImplementation Of Half Adder
Implementation Of Half Adder2 Bit Comparator
2 Bit Comparator4:1 MUX
4:1 MUX1:4 DEMUX
1:4 DEMUXMUX
MUXEXP-16
EXP-16Exp 16
Exp 163:8 Decoder (Using basic gate)
3:8 Decoder (Using basic gate)4:2 Priority encoder
4:2 Priority encoderExp-17
Exp-17SR Flip Flop Using NAND gates only
SR Flip Flop Using NAND gates onlyD flip flop using NAND gate
D flip flop using NAND gateJK flip flop using NAND Gate
JK flip flop using NAND GateHalf Adder Exam
Half Adder ExamFull Adder Using 2 Half Adder Exam
Full Adder Using 2 Half Adder ExamT flip flop using NAND Gate Exam
T flip flop using NAND Gate ExamOctal to binary encoder using basic gates
Octal to binary encoder using basic gatesT FLIP FLOP USING NAND GATE ONLY
T FLIP FLOP USING NAND GATE ONLY