Member since: 3 years
Educational Institution: Kalasalingam university
Country: India
binary to gray
binary to grayEX.NO:1 Implementation of Logic Gates
EX.NO:1 Implementation of Logic GatesPISO SHIFT REGISTER
PISO SHIFT REGISTERFlip-Flops
Flip-FlopsMUX 1:4
MUX 1:4demux 1:4
demux 1:41:8 mux
1:8 muxEncoder
Encoderdecoder
decoderparity generator
parity generatorparity check
parity checkFlip Flops
Flip Flops2 bit magnitude comparator
2 bit magnitude comparatorBinary to Grey And Grey to Binary
Binary to Grey And Grey to BinaryParallel in Parallel Out Shift Register
Parallel in Parallel Out Shift RegisterCounter
Counter4-bit ripple counter
4-bit ripple counterFull adder using NAND Gate
Full adder using NAND GateBinary to excess 3
Binary to excess 3half Subtractor
half SubtractorJK flip flop using NAND and NOR
JK flip flop using NAND and NORLogic Gates
Logic Gates1 bit magnitude comparator
1 bit magnitude comparatorSerial In Serial Out Shift Register - D flip flop
Serial In Serial Out Shift Register - D flip flophalf adder using nand gates
half adder using nand gatesFlip-Flops using NAND Gate
Flip-Flops using NAND GateHalf adder and full adder
Half adder and full adderSERIAL IN PARALLEL OUT SHIFT REGISTER
SERIAL IN PARALLEL OUT SHIFT REGISTER8:1 Mux using Logic Gates
8:1 Mux using Logic GatesFlip-Flops
Flip-FlopsRing and Johnson Counter
Ring and Johnson Counter