Member since: 3 years
Educational Institution: Gla University, Mathura
Country: India
NOT Gate implementation
NOT Gate implementationto verify the truth table of AND Gate
to verify the truth table of AND Gateverify the truth table of OR Gate
verify the truth table of OR Gatedesign full adder/subtractor
design full adder/subtractorserial in serial out
serial in serial outmod 4 counter
mod 4 counter4 bit adder
4 bit adderALU operation
ALU operationSR & JK flip flops
SR & JK flip flopsHALF ADDER
HALF ADDERHalf Subractor
Half SubractorSeven segement display
Seven segement displaySeven segement display
Seven segement display