H_01_Gaurav Yadav - Circuits

H_01_Gaurav Yadav

Member since: 3 years

Educational Institution: Not Entered

Country: India

7'th segment display

7'th segment display

Public

project.name

SR & JK filp flops

SR & JK filp flops

Public

project.name

ALU operations

ALU operations

Public

project.name

4 bit adder

4 bit adder

Public

project.name

serial in serial out

serial in serial out

Public

project.name

mod 4 counter

mod 4 counter

Public

project.name

Design the full adder/subtractor

Design the full adder/subtractor

Public

project.name

to verigy the truth table of AND Gate

to verigy the truth table of AND Gate

Public

project.name

to verify the truth table of OR gate

to verify the truth table of OR gate

Public

project.name

NOT GATE implementation

NOT GATE implementation

Public

project.name

to construct the half adder / subtractor

to construct the half adder / subtractor

Public

project.name

H_01_Gaurav Yadav doesn't have any favourites.

H_01_Gaurav Yadav is not a collaborator of any project.