Member since: 3 years
Educational Institution: Not Entered
Country: India
7'th segment display
7'th segment displaySR & JK filp flops
SR & JK filp flopsALU operations
ALU operations4 bit adder
4 bit adderserial in serial out
serial in serial outmod 4 counter
mod 4 counterDesign the full adder/subtractor
Design the full adder/subtractorto verigy the truth table of AND Gate
to verigy the truth table of AND Gateto verify the truth table of OR gate
to verify the truth table of OR gateNOT GATE implementation
NOT GATE implementationto construct the half adder / subtractor
to construct the half adder / subtractor