H_61_Rajat Pandey - Circuits

H_61_Rajat Pandey

Member since: 3 years

Educational Institution: GLA University

Country: India

Half Subtractor

Half Subtractor

Public

project.name

ALU (Arithmetic logical unit)

ALU (Arithmetic logical unit)

Public

project.name

Binary Adder

Binary Adder

Public

project.name

Full Adder Using Two Half adder

Full Adder Using Two Half adder

Public

project.name

Full Subtractor Using two Half Subtractor

Full Subtractor Using two Half Subtractor

Public

project.name

XOR Gate

XOR Gate

Public

project.name

NAND Gate

NAND Gate

Public

project.name

OR Gate

OR Gate

Public

project.name

NOR Gate

NOR Gate

Public

project.name

XNOR Gate

XNOR Gate

Public

project.name

Half Adder

Half Adder

Public

project.name

H_61_Rajat Pandey doesn't have any favourites.

H_61_Rajat Pandey is not a collaborator of any project.