You must login before you can post a comment.
Incubated From:
Author: Igor Ribeiro
Project access type: Public
Description:
Simulação de portas lógicas TTl e CMOS: NOT, OR, AND, NOR, NAND, XOR e XNOR.
Created: Jun 02, 2021
Updated: Aug 26, 2023
Comments