TTL e CMOS - EAD
0 Stars     14 Views    

Author: Igor Ribeiro

Project access type: Public

Description:

Simulação de portas lógicas TTl e CMOS: NOT, OR, AND, NOR, NAND, XOR e XNOR.

Created: Jun 02, 2021

Updated: Jun 02, 2021


Comments

You must login before you can post a comment.