project.name

Md Yasin

Member since: 3 years

Educational Institution: Techno India University

Country: India

Exp 5 : Half Adder and Full Adder Circuit

Exp 5 : Half Adder and Full Adder Circuit
Public
project.name

MOD-12 Ripple Up Counter

MOD-12 Ripple Up Counter
Public
project.name

Tic tac toe Simulator

Tic tac toe Simulator
Public
project.name

Full Subtractor using 3x8 Decoder

Full Subtractor using 3x8 Decoder
Public
project.name

Q. Implement F(P,Q,R,S) = ∑m(1,4,6,9,12,14) using gate.

Q. Implement F(P,Q,R,S) = ∑m(1,4,6,9,12,14) using gate.
Public
project.name

EXP 3: Familiarization with Exclusive Gate

EXP 3: Familiarization with Exclusive Gate
Public
project.name

Exp 6: Half Subtractor and Full Subtractor Circuit

Exp 6: Half Subtractor and Full Subtractor Circuit
Public
project.name

Exp 8A: Study of 1-bit Magnitude Compactor

Exp 8A: Study of 1-bit Magnitude Compactor
Public
project.name

ASYNCHRONOUS MOD 12 COUNTER

ASYNCHRONOUS MOD 12 COUNTER
Public
project.name

Exp 7A : 4x1 Multiplexer Circuit

Exp 7A : 4x1 Multiplexer Circuit
Public
project.name

Exp 9A: Familiarization with SR and D flip Flop

Exp 9A: Familiarization with SR and D flip Flop
Public
project.name

Exp 9B : Realization of JK Flip flop using Universal Gate

Exp 9B : Realization of JK Flip flop using Universal Gate
Public
project.name

Exp 4 : Binary to Gray Conversion and vice versa

Exp 4 : Binary to Gray Conversion and vice versa
Public
project.name

8 X 1 MULTIPLEXER

8 X 1 MULTIPLEXER
Public
project.name

Exp 8B : Even/Odd Parity Generator Circuit

Exp 8B : Even/Odd Parity Generator Circuit
Public
project.name

Exp 7B: 3-to-8 Decoder Circuit

Exp 7B: 3-to-8 Decoder Circuit
Public
project.name
No result image
Md Yasin doesn't have any favourites.
No result image
Md Yasin is not a collaborator of any project.