syed yasir kalim - Circuits

syed yasir kalim

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

Construction of simple decoder & multiplexer circuits using basic logic gates

Construction of simple decoder & multiplexer circuits using basic logic gates

Public

project.name

IMPLEMENTATION OF ADDER AND SUBTRACTOR USING LOGIC GATES

IMPLEMENTATION OF ADDER AND SUBTRACTOR USING LOGIC GATES

Public

project.name

REALISATION OF BASIC GATES USING UNIVERSAL GATES

REALISATION OF BASIC GATES USING UNIVERSAL GATES

Public

project.name

Untitled

Untitled

Public

project.name

REALIZATION OF ASYNCHRONOUS UP/DOWN COUNTER

REALIZATION OF ASYNCHRONOUS UP/DOWN COUNTER

Public

project.name

CONSTRUCTION OF HALF SUBTRACTOR USING LOGIC GATES

CONSTRUCTION OF HALF SUBTRACTOR USING LOGIC GATES

Public

project.name

Realization of RS, JK and D flip flop using universal logic gates

Realization of RS, JK and D flip flop using universal logic gates

Public

project.name

ODD AND EVEN PARITY GENERATION AND CHECKING

ODD AND EVEN PARITY GENERATION AND CHECKING

Public

project.name

syed yasir kalim doesn't have any favourites.

syed yasir kalim is not a collaborator of any project.