Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
EXPERIMENT 6: To verify the truth tables of 8x1 multiplexer
EXPERIMENT 6: To verify the truth tables of 8x1 multiplexerEXPERIMENT 7: To verify the truth tables of 3 bit Decoder
EXPERIMENT 7: To verify the truth tables of 3 bit Decoder4-Bit Shift Register (RS)
4-Bit Shift Register (RS)Experiment 4: Implement A.(B' + C) using minimum number of NAND Gates
Experiment 4: Implement A.(B' + C) using minimum number of NAND Gates4-Bit Shift Register (RS)
4-Bit Shift Register (RS)EXPERIMENT 12: Verification of truth table of four-bit bidirectional shift register
EXPERIMENT 12: Verification of truth table of four-bit bidirectional shift registerEXP-17
EXP-17EXPERIMENT 9: To design and implement a logic circuit for full subtractor using NAND gates
EXPERIMENT 9: To design and implement a logic circuit for full subtractor using NAND gates