project.name

ritik varshney

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

Universal Gate

Universal Gate
Public
project.name

3 Bit SISO

3 Bit SISO
Public
project.name

SIPO

SIPO
Public
project.name

Half Substractor

Half Substractor
Public
project.name

Synchronous Counter

Synchronous Counter
Public
project.name

ASSIGNMENT 1

ASSIGNMENT 1
Public
project.name

NAND Gate

NAND Gate
Public
project.name

Full Subtractor

Full Subtractor
Public
project.name

4 Bit SIPO

4 Bit SIPO
Public
project.name

Counter

Counter
Public
project.name

Untitled

Untitled
Public
project.name

Full Adder

Full Adder
Public
project.name

Half Adder

Half Adder
Public
project.name

4 Bit PIPO

4 Bit PIPO
Public
project.name

Mod 4 Synchronous

Mod 4 Synchronous
Public
project.name

4 Bit Adder

4 Bit Adder
Public
project.name

4 Bit SIPO Shify Register

4 Bit SIPO Shify Register
Public
project.name

4 BIT SUB

4 BIT SUB
Public
project.name

7 Segment Display

7 Segment Display
Public
project.name

3 Bit SISO

3 Bit SISO
Public
project.name

Seven Segment

Seven Segment
Public
project.name

JK Flip Flop

JK Flip Flop
Public
project.name

Half Adder using Basic Gates

Half Adder using Basic Gates
Public
project.name

Clocked SR Flip Flop

Clocked SR Flip Flop
Public
project.name

Clocked SR Flip Flop

Clocked SR Flip Flop
Public
project.name
No result image
ritik varshney doesn't have any favourites.

EXPERIMENT NO 1

EXPERIMENT NO 1
Public
project.name

EXPERIMENT NO 3

EXPERIMENT NO 3
Public
project.name

EXPERIMENT NO 2

EXPERIMENT NO 2
Public
project.name

binary adder

binary adder
Public
project.name

half and full sub

half and full sub
Public
project.name

7 segment directly with dont care

7 segment directly with dont care
Public
project.name

T FLIP FLOP

T FLIP FLOP
Public
project.name

JK FLIP FLOP

JK FLIP FLOP
Public
project.name

SR FLIPFLOP

SR FLIPFLOP
Public
project.name

CLOCKED SR FLIP FLOP

CLOCKED SR FLIP FLOP
Public
project.name

D FLIP FLOP

D FLIP FLOP
Public
project.name

swift

swift
Public
project.name

sychronous down counter

sychronous down counter
Public
project.name

asychronous decade counter

asychronous decade counter
Public
project.name

sychronous up counter

sychronous up counter
Public
project.name

aychronous ripple counter

aychronous ripple counter
Public
project.name

alu

alu
Public
project.name