Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
Proj1
Proj1Proj1
Proj1ALU1
ALU1Memory Design
Memory DesignProj1
Proj1LAB FAT
LAB FAT7 Segment Display
7 Segment DisplaySubtractor using MUX
Subtractor using MUXPR
PRExp2
Exp2DA2.2
DA2.2RAM ROM
RAM ROMUntitled1
Untitled1RAMROM2
RAMROM23.2
3.2LAB CAT MRGG BATCH
LAB CAT MRGG BATCHMod 8 counter jk flip flop
Mod 8 counter jk flip flopBCD To Seven Segment Decoder Using Basic Logic Gates
BCD To Seven Segment Decoder Using Basic Logic Gates3 bit asynchronous counter
3 bit asynchronous counterT flip-flop counter
T flip-flop counterHalf subtractor
Half subtractor4 BIT ALU
4 BIT ALU