Malireddy Rushikesh
Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
d to jk flip flop
d to jk flip flop
EX-6 parallel in parallel ot shift rigisters
EX-6 parallel in parallel ot shift rigisters
SR,JK,D,T FLIPFLOP
SR,JK,D,T FLIPFLOP
DECODER
DECODER
CT-2 ASSINGMENT Q1
CT-2 ASSINGMENT Q1
CT2 ASSINGEMENT Q3
CT2 ASSINGEMENT Q3
CT2 ASSINGEMENT Q4
CT2 ASSINGEMENT Q4
COUNTER- 4 bit ripel up counter
COUNTER- 4 bit ripel up counter
COUNTER - 3 BIT UP AND DOWN COUNTER
COUNTER - 3 BIT UP AND DOWN COUNTER
EX-6 parallel in serice out shift registers
EX-6 parallel in serice out shift registers
EX-6 - seerial in serial out shift regiters
EX-6 - seerial in serial out shift regiters
HALF LADDER
HALF LADDER
FULL LADDER
FULL LADDER
impement 4:1 mux m(0,1,2,4,6,9,12,14)
impement 4:1 mux m(0,1,2,4,6,9,12,14)
COUNTER -4 BIT SYN DOWN COUMTER
COUNTER -4 BIT SYN DOWN COUMTER
Half Adder
Half Adder
EXP-1, QNO:2, GENERATE CIRCUIT BY CHANGING EXPERSION IN TO SOP
EXP-1, QNO:2, GENERATE CIRCUIT BY CHANGING EXPERSION IN TO SOP
EXPER-2,QNO:1
EXPER-2,QNO:1
BDL TO GRAY
BDL TO GRAY
CT-2 ASSSINGMENT 1 Q2
CT-2 ASSSINGMENT 1 Q2
ASSIGNMENT I
ASSIGNMENT I
COUNTERS -3 bit ripel down counter
COUNTERS -3 bit ripel down counter
COUNTER - MODE-5 COUNTER
COUNTER - MODE-5 COUNTER
COUNTER - 3 BIT SYN DOWN COUNTER
COUNTER - 3 BIT SYN DOWN COUNTER
COUNTER -rippel 4 bit up/down counter
COUNTER -rippel 4 bit up/down counter
EX-6 serial in parallel out shift registers
EX-6 serial in parallel out shift registers
DSP PRATICAL EXAM
DSP PRATICAL EXAM
multiplexer
multiplexer
EXP-1 conformation of logic gates and truth tabel
EXP-1 conformation of logic gates and truth tabel
EXPER-2, QNO-2
EXPER-2, QNO-2
Boolean expresion
Boolean expresion
FULL LADDER
FULL LADDER
DE-multiplexer
DE-multiplexer
encoder
encoder
Malireddy Rushikesh doesn't have any favourites.
