Member since: 3 years
Educational Institution: University of Newcastle Australia
Country: Australia
project A
project AELEC1710 PROJECT A
ELEC1710 PROJECT AQ2-D3
Q2-D3Untitled
UntitledQ2-D0
Q2-D0FINAL CIRCUIT
FINAL CIRCUITLAB 1 NOT
LAB 1 NOTLAB 1 AND
LAB 1 ANDLAB 1 NOR
LAB 1 NORLAB 1- OR GATE- USING THREE 2 INPUT NAND GATES
LAB 1- OR GATE- USING THREE 2 INPUT NAND GATESLAB 1 -AND GATE- USING TWO 2 INPUT NAND
LAB 1 -AND GATE- USING TWO 2 INPUT NANDJK FLIP FLOP COUNTER
JK FLIP FLOP COUNTERFINAL CIRCUIT
FINAL CIRCUITFINAL CIRCUIT
FINAL CIRCUITLAB 1 NAND
LAB 1 NANDLAB 1 NAND
LAB 1 NANDAssignment 2 Full adder
Assignment 2 Full adderQ2-D1
Q2-D1Q2-D2
Q2-D22 bit asynchronous counter using JK-Flipflop
2 bit asynchronous counter using JK-Flipflop2 bit asynchronous counter using JK-Flipflop
2 bit asynchronous counter using JK-Flipflop