Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
DECODER
DECODERshift register
shift registerexam mid sem
exam mid semlogic gate
logic gatehalf adder
half adder1-bit comparator
1-bit comparatorfull adder
full addertruth table verification
truth table verificationBINARY TO GRAY
BINARY TO GRAYIntroduction to Sequential Circuit
Introduction to Sequential CircuitLogic Gate Using MUX
Logic Gate Using MUXflip flop conversion
flip flop conversionend sem exam
end sem examcounter
counter4:1MUX using 2:1MUX
4:1MUX using 2:1MUXBINARY TO EXCESS 3
BINARY TO EXCESS 3