Member since: 4 years
Educational Institution: Leipzig University of Applied Sciences
Country: Germany
Halb-Addierer
Halb-Addierer4-Bit Addierer
4-Bit AddiererD-FlipFlop
D-FlipFlopSR Latch
SR LatchShift Register (Right)
Shift Register (Right)Register
RegisterVoll-Addierer
Voll-AddiererBitSequenceDetector_Verilog
BitSequenceDetector_VerilogBitSequenceDetector
BitSequenceDetector6Bit-Speicher_FULL
6Bit-Speicher_FULLVerilog_FullAdder
Verilog_FullAdder6Bit-Speicher_READ+WRITE
6Bit-Speicher_READ+WRITE6Bit-Speicher_WRITE
6Bit-Speicher_WRITED-FlipFlop
D-FlipFlopVerilog_AND-Gate
Verilog_AND-GateSR Latch NOR-Gates
SR Latch NOR-Gates6Bit-Speicher_READ
6Bit-Speicher_READParallel-access shift register
Parallel-access shift register3-Bit-Aufwärtszähler (Template)
3-Bit-Aufwärtszähler (Template)Frequenzteiler_Simple
Frequenzteiler_SimpleCounter_Down
Counter_DownR-S-Latch
R-S-Latch4-Bit Voll-Addierer
4-Bit Voll-AddiererD Latch
D Latch