Member since: 809 days
Educational Institution: Not Entered
Country: Not Entered
DPSD
DPSDT FLIP FLOP
T FLIP FLOPSTUDY OF LOGIC GATES
STUDY OF LOGIC GATESDESIGN OF ADDER AND SUBTRACTOR
DESIGN OF ADDER AND SUBTRACTORDESIGN AND IMPLEMENTATION OF MULTIPLEXER
DESIGN AND IMPLEMENTATION OF MULTIPLEXERBCD PART 2
BCD PART 2D FLIP FLOP
D FLIP FLOPEX NO1
EX NO1IMPLEMENTATION OF SHIT REGISTER
IMPLEMENTATION OF SHIT REGISTERfghhg
fghhgHALF ADDER
HALF ADDERDESIGN AND IMPLEMENTATION OF MAGNITUDE COMPARATOR
DESIGN AND IMPLEMENTATION OF MAGNITUDE COMPARATORVERIFICATION OF BOOLEAN THEOREMS USING DIGITAL LOGIC GATES
VERIFICATION OF BOOLEAN THEOREMS USING DIGITAL LOGIC GATESDESIGN AND IMPLEMENTATION OF CODE CONVERTOR
DESIGN AND IMPLEMENTATION OF CODE CONVERTORDESIGN AND IMPLEMENTATION OF DEMULTIPLEXER
DESIGN AND IMPLEMENTATION OF DEMULTIPLEXERDESIGN AND IMPLEMENTATION OF CODE CONVERTORS
DESIGN AND IMPLEMENTATION OF CODE CONVERTORSJK FLIP FLOP
JK FLIP FLOPFULL ADDER
FULL ADDER