Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
EXPERIMENT 1Aii 5-INPUT AND GATE
EXPERIMENT 1Aii 5-INPUT AND GATEEXPT 2A NAND CIRCUIT
EXPT 2A NAND CIRCUITexpt2 part b
expt2 part bEXPERIMENT 1A INVERTER
EXPERIMENT 1A INVERTEREXPT 2 AND-OR CIRCUIT
EXPT 2 AND-OR CIRCUITEXPERMENT 1B NAND & NOR
EXPERMENT 1B NAND & NOREXPERIMENT 1Aiii OR GATE INPUT
EXPERIMENT 1Aiii OR GATE INPUTEXP 3A D FF
EXP 3A D FFLAB TEST
LAB TESTEXPT 3B JK FF
EXPT 3B JK FFEXPERIMENT 1Aii
EXPERIMENT 1AiiUntitled
UntitledEXPERIMENT 1Aii 3 INPUT AND GATE
EXPERIMENT 1Aii 3 INPUT AND GATEEXPERIMENT 1Ai inverter
EXPERIMENT 1Ai inverter