Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
full adder
full addernand as universal gate
nand as universal gateOR GATE
OR GATEHALF ADDER
HALF ADDER2 BIT A SYNCHRONOUS UP COUNTER
2 BIT A SYNCHRONOUS UP COUNTERFULL ADDER
FULL ADDERfull adder
full adderAssociative laws for and and or gate with input and output
Associative laws for and and or gate with input and outputAssociative laws for and and or gate
Associative laws for and and or gateASYNCHRONOUS RIPPLE COUNTER
ASYNCHRONOUS RIPPLE COUNTERFULL ADDER
FULL ADDERnand as universal gate
nand as universal gateHALF ADDER AND HALF SUBTRACTOR
HALF ADDER AND HALF SUBTRACTORAssociative laws for and and or gate
Associative laws for and and or gateAsynchronous ripple counter
Asynchronous ripple counterHALF ADDER AND HALF SUBTRACTOR
HALF ADDER AND HALF SUBTRACTOR2-bit a sync down counter
2-bit a sync down counterk map
k mapnand as universal gate
nand as universal gateHALF ADDER
HALF ADDERFULL ADDER
FULL ADDER