project.name

Rathpisey Heng

Member since: 3 years

Educational Institution: Institute of Technology of Cambodia

Country: Cambodia

RAM

RAM
Public
project.name

Adder

Adder
Public
project.name

2-bit syn counter

2-bit syn counter
Public
project.name

4bitadder

4bitadder
Public
project.name

Mini_project_Chheng_Sophin

Mini_project_Chheng_Sophin
Public
project.name

Untitled

Untitled
Public
project.name

Simple counter

Simple counter
Public
project.name

Memory Test

Memory Test
Public
project.name

Chapter 4 Examples

Chapter 4 Examples
Public
project.name

I3 TP3 2020

I3 TP3 2020
Public
project.name

Untitled

Untitled
Public
project.name

Timer___Vichea

Timer___Vichea
Public
project.name

Error

Error
Public
project.name

TP6

TP6
Public
project.name

Testresit

Testresit
Public
project.name

Final_exam rebuild

Final_exam rebuild
Public
project.name

CSC4536

CSC4536
Public
project.name

test jk

test jk
Public
project.name

Lab 5

Lab 5
Public
project.name

example1

example1
Public
project.name

Untitled

Untitled
Public
project.name

Ring Counter

Ring Counter
Public
project.name

Binary to BCD

Binary to BCD
Public
project.name

Asyn Counte

Asyn Counte
Public
project.name

Error detection and correction

Error detection and correction
Public
project.name

Final exam

Final exam
Public
project.name

Compare A and B

Compare A and B
Public
project.name

Clock and Counters

Clock and Counters
Public
project.name

TP 5

TP 5
Public
project.name

TP05

TP05
Public
project.name

Counter

Counter
Public
project.name

Untitled

Untitled
Public
project.name

I3 TP3 2020

I3 TP3 2020
Public
project.name

ECE 265 Lab 6 : 3-Step Unlock

ECE 265 Lab 6 : 3-Step Unlock
Public
project.name

CSC4536-new

CSC4536-new
Public
project.name

Decade Counter

Decade Counter
Public
project.name

LogicMiniProject-Group10/ Name Stop_Watch

LogicMiniProject-Group10/ Name Stop_Watch
Public
project.name

TimedTraffic

TimedTraffic
Public
project.name

Clock and Counters

Clock and Counters
Public
project.name

Read write op using RAM IC

Read write op using RAM IC
Public
project.name

Untitled

Untitled
Public
project.name

TimedTraffic

TimedTraffic
Public
project.name

RAM(32words x 10size)

RAM(32words x 10size)
Public
project.name

LogicMiniProject-Group10/ Name Timer

LogicMiniProject-Group10/ Name Timer
Public
project.name

Half and Full Subtractor

Half and Full Subtractor
Public
project.name

d flipflop

d flipflop
Public
project.name

LogicMiniProject-Group10/ Name Stop_Watch

LogicMiniProject-Group10/ Name Stop_Watch
Public
project.name

Re-exam cls 2

Re-exam cls 2
Public
project.name

4-Bit Synchronous Decade Counter

4-Bit Synchronous Decade Counter
Public
project.name

Untitled

Untitled
Public
project.name

RGB LED Matrix

RGB LED Matrix
Public
project.name
No result image
Rathpisey Heng doesn't have any favourites.

Error detection and correction

Error detection and correction
Public
project.name

7 segments display

7 segments display
Public
project.name

Binary to BCD

Binary to BCD
Public
project.name

I3 TP2 2020

I3 TP2 2020
Public
project.name

TP4

TP4
Public
project.name

I3 TP1 2020

I3 TP1 2020
Public
project.name

test

test
Public
project.name

BCD to Binary

BCD to Binary
Public
project.name

I3 TP3 2020

I3 TP3 2020
Public
project.name

mini computer

mini computer
Public
project.name

TP1-HeangSopagna

TP1-HeangSopagna
Public
project.name

LengBuntith_TP1

LengBuntith_TP1
Public
project.name

TP02

TP02
Public
project.name

TP2

TP2
Public
project.name

f(A,B,C)

f(A,B,C)
Public
project.name

f(d,e,f)

f(d,e,f)
Public
project.name

HeangSopagna-ITC-CSL-TP5

HeangSopagna-ITC-CSL-TP5
Public
project.name

HeangSopagna-ITC-CSL-TP6

HeangSopagna-ITC-CSL-TP6
Public
project.name

TP5

TP5
Public
project.name

testing

testing
Public
project.name

Untitled

Untitled
Public
project.name

test1

test1
Public
project.name

timer__

timer__
Public
project.name

Timer___Vichea

Timer___Vichea
Public
project.name

Mini_project_Chheng_Sophin

Mini_project_Chheng_Sophin
Public
project.name

FINAL EXAM

FINAL EXAM
Public
project.name

LogicMiniProject-Group10/ Name Timer

LogicMiniProject-Group10/ Name Timer
Public
project.name

LogicMiniProject-Group10/ Name Stop_Watch

LogicMiniProject-Group10/ Name Stop_Watch
Public
project.name

LogicMiniProject-Group10/ Name Simple_watch

LogicMiniProject-Group10/ Name Simple_watch
Public
project.name

ITC-CSL-LogicMiniProject-Group4

ITC-CSL-LogicMiniProject-Group4
Public
project.name

Re-exam cls 2

Re-exam cls 2
Public
project.name

Re-Exam Exercise 5

Re-Exam Exercise 5
Public
project.name

Re-Exam Exercise 4

Re-Exam Exercise 4
Public
project.name

Hok_Kolboth_Exercise_5

Hok_Kolboth_Exercise_5
Public
project.name

Re-Exam_BUN_Arya

Re-Exam_BUN_Arya
Public
project.name

Final_exam rebuild

Final_exam rebuild
Public
project.name

Final exam

Final exam
Public
project.name

GIC2122-CSLProject-Group9 Digital Clock

GIC2122-CSLProject-Group9 Digital Clock
Public
project.name

Traffic Light system

Traffic Light system
Public
project.name

Digital Clock (Group12)

Digital Clock (Group12)
Public
project.name

Final_Project

Final_Project
Public
project.name

Traffic light system V3

Traffic light system V3
Public
project.name

CSL2 - Project SAP Latest

CSL2 - Project SAP Latest
Public
project.name

Traffic Light

Traffic Light
Public
project.name

traffic light with left turn

traffic light with left turn
Public
project.name

CPU

CPU
Public
project.name

Traffic Light

Traffic Light
Public
project.name

8 Bit Central Processing Unit

8 Bit Central Processing Unit
Public
project.name

Traffic light

Traffic light
Public
project.name

Traffic light

Traffic light
Public
project.name

cpu

cpu
Public
project.name

TrafficLight

TrafficLight
Public
project.name

CPU

CPU
Public
project.name