project.name

Vikas Srivastava

Member since: 3 years

Educational Institution: AJAY KUMAR GARG ENGINEERING COLLEGE

Country: India

Gen. Register Org.

Gen. Register Org.
Public
project.name

JK Flip Flop

JK Flip Flop
Public
project.name

3- 8 LINE DECODER

3- 8 LINE DECODER
Public
project.name

4 bit register

4 bit register
Public
project.name

4X1 MULTIPLEXER

4X1 MULTIPLEXER
Public
project.name

HALF ADDER SUM CARRY

HALF ADDER SUM CARRY
Public
project.name

8 BIT ALU

8 BIT ALU
Public
project.name

SR Flip Flop

SR Flip Flop
Public
project.name

8-BIT INPUT/OUTPUT SYSTEM

8-BIT INPUT/OUTPUT SYSTEM
Public
project.name

FULL ADDER USING BASIC LOGIC

FULL ADDER USING BASIC LOGIC
Public
project.name

HALF ADDER USING BASIC

HALF ADDER USING BASIC
Public
project.name

HALF ADDER USING UNIVERSAL GATES

HALF ADDER USING UNIVERSAL GATES
Public
project.name

JK Flip Flop

JK Flip Flop
Public
project.name
No result image
Vikas Srivastava is not a collaborator of any project.