Member since: 3 years
Educational Institution: AJAY KUMAR GARG ENGINEERING COLLEGE
Country: India
Gen. Register Org.
Gen. Register Org.JK Flip Flop
JK Flip Flop3- 8 LINE DECODER
3- 8 LINE DECODER4 bit register
4 bit register4X1 MULTIPLEXER
4X1 MULTIPLEXERHALF ADDER SUM CARRY
HALF ADDER SUM CARRY8 BIT ALU
8 BIT ALUSR Flip Flop
SR Flip Flop8-BIT INPUT/OUTPUT SYSTEM
8-BIT INPUT/OUTPUT SYSTEMFULL ADDER USING BASIC LOGIC
FULL ADDER USING BASIC LOGICHALF ADDER USING BASIC
HALF ADDER USING BASICHALF ADDER USING UNIVERSAL GATES
HALF ADDER USING UNIVERSAL GATESJK Flip Flop
JK Flip Flop