FPGA Stop Watch 1
0 Stars     5 Views    

Author: Mauricio Kaster

Project access type: Public

Description:

This is an schematic to ease the design in VHDL language of a stop watch.

Created: Nov 26, 2024

Updated: Nov 28, 2024


Comments

You must login before you can post a comment.