Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
SRFF using DFF
SRFF using DFFMOD 12 COUNTER
MOD 12 COUNTERBCD ADDER
BCD ADDERRipple carry Adder
Ripple carry AdderRipple carry Adder
Ripple carry AdderRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTOR3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERUntitled
UntitledDFF USING JKFF
DFF USING JKFFDFF USING SRFF
DFF USING SRFFDFF USING TFF
DFF USING TFFTFF USING SRFF
TFF USING SRFFTFF USING DFF
TFF USING DFFSRFF USING JKFF
SRFF USING JKFFSRFF USING TFF
SRFF USING TFFJKFF using SRFF
JKFF using SRFFJKFF USING DFF
JKFF USING DFFJKFF Using TFF
JKFF Using TFFNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOPSR FLIPFLOP
SR FLIPFLOPD FLIPFLOP
D FLIPFLOPJK FLIPFLOP
JK FLIPFLOPJK FLIPFLOP
JK FLIPFLOPT FLIPFLOP
T FLIPFLOPTFF
TFFRipple carry Adder
Ripple carry Addersequence generator using counter
sequence generator using counterTFF USING JKFF
TFF USING JKFF4 bit ripple counter
4 bit ripple counter4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputs4 bit ripple down counter
4 bit ripple down counterMUX with counter
MUX with counter4 bit synchronous counter
4 bit synchronous counterMOD 7 COUNTER
MOD 7 COUNTER4 bit synchronous down counter
4 bit synchronous down counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN countercounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,03 bit binary counter
3 bit binary countermod-6 unit distance counter
mod-6 unit distance counter4 bit bidirectional shift register
4 bit bidirectional shift registerSIPO
SIPOSISO
SISO4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTERPISO
PISOPIPO
PIPOverification of truth table using AND gate
verification of truth table using AND gateImple
ImpleUntitled
Untitled4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counterRipple carry Adder
Ripple carry AdderRipple carry Adder
Ripple carry Adder4 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTOR4 Bit Parity Generator and checker
4 Bit Parity Generator and checkercircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 04 BIT UP-DOWN COUNTER
4 BIT UP-DOWN COUNTER