Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
Untitled
UntitledSUBRACTERS
SUBRACTERSPARITY GENERATOR AND CHECKER
PARITY GENERATOR AND CHECKERMINTERMS(1,3,4,11,12,13,14,15)
MINTERMS(1,3,4,11,12,13,14,15)Untitled
Untitled1 TO 4 DEMULTIPLEXER
1 TO 4 DEMULTIPLEXERfull subracter using nand gate
full subracter using nand gateADDERS
ADDERSd using sr flipflop
d using sr flipflopring counter
ring counterdecimal to bcd encoder
decimal to bcd encoder1-6 THEOREMS OF LOGIC GATES
1-6 THEOREMS OF LOGIC GATESUntitled
UntitledTHEORREM 6 - 12 LOGIC GATES
THEORREM 6 - 12 LOGIC GATESUniversal Shift Register
Universal Shift Register3 to 8 decoder
3 to 8 decoderdecimal to bcd priority encoder
decimal to bcd priority encoderoctal to binary encoder
octal to binary encoderHALF ADDER USING NOR GATE
HALF ADDER USING NOR GATEUntitled
UntitledSISO SR
SISO SRUntitled
Untitled4to1 mux
4to1 mux4-bit ripple counter
4-bit ripple counterShift Counter
Shift CounterBASIC GATES
BASIC GATESbcd to decimal decoder
bcd to decimal decoder2-bit magnitude comparitor
2-bit magnitude comparitorMINTERMS(1,3,4,11,12,13,14,15)
MINTERMS(1,3,4,11,12,13,14,15)up/down counter
up/down countermod 10 ripple counter
mod 10 ripple counter