project.name

R.Snegha

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

OR USING 2 TO 1 MUX

OR USING 2 TO 1 MUX
Public
project.name

PIPO

PIPO
Public
project.name

SISO

SISO
Public
project.name

sequence generator using counter

sequence generator using counter
Public
project.name

4 bit parity generator

4 bit parity generator
Public
project.name

3 bit Parity Checker

3 bit Parity Checker
Public
project.name

4 bit parity generator

4 bit parity generator
Public
project.name

2 bit Magnitude Comparator

2 bit Magnitude Comparator
Public
project.name

3 bit Parity Checker

3 bit Parity Checker
Public
project.name

NOR USING 2 TO 1 MUX

NOR USING 2 TO 1 MUX
Public
project.name

ABSORPTION LAW (PART 2)

ABSORPTION LAW (PART 2)
Public
project.name

AND GATE

AND GATE
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

sequence generator using counter

sequence generator using counter
Public
project.name

Full Adder Using Basic Gates

Full Adder Using Basic Gates
Public
project.name

8 TO 3 PRIORITY ENCODER

8 TO 3 PRIORITY ENCODER
Public
project.name

3 bit parity generator

3 bit parity generator
Public
project.name

BCD TO EXCESS-3

BCD TO EXCESS-3
Public
project.name

EXCESS-3 TO BCD

EXCESS-3 TO BCD
Public
project.name

1 B

1 B
Public
project.name

Serial In Serial Out Shift Register - D flip flop

Serial In Serial Out Shift Register - D flip flop
Public
project.name

FULL SUBTRACTOR USING BASIC GATES

FULL SUBTRACTOR USING BASIC GATES
Public
project.name

1 bit Magnitude Comparator

1 bit Magnitude Comparator
Public
project.name

4 bit parity checker

4 bit parity checker
Public
project.name

PISO

PISO
Public
project.name

PIPO

PIPO
Public
project.name

implementation of full adder with mux and counter

implementation of full adder with mux and counter
Public
project.name

4-bit Magnitude comparator

4-bit Magnitude comparator
Public
project.name

counter that counts 0,2,4,7,0

counter that counts 0,2,4,7,0
Public
project.name

Full Subtractor using NAND gate

Full Subtractor using NAND gate
Public
project.name

GRAY TO BINARY CODE CONVERTER

GRAY TO BINARY CODE CONVERTER
Public
project.name

synchronous counter

synchronous counter
Public
project.name

BINARY TO GRAY CODE CONVERTER

BINARY TO GRAY CODE CONVERTER
Public
project.name

Shift registers

Shift registers
Public
project.name

mod-6 unit distance counter

mod-6 unit distance counter
Public
project.name

Untitled

Untitled
Public
project.name

MOD 6 Synchronous Up Counter

MOD 6 Synchronous Up Counter
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

Figure 4.2 A serial binary adder

Figure 4.2 A serial binary adder
Public
project.name

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
Public
project.name

counter that counts 0,2,4,7,0

counter that counts 0,2,4,7,0
Public
project.name

3 bit parity generator

3 bit parity generator
Public
project.name

4 BIT UNIVERSAL SHIFT REGISTER

4 BIT UNIVERSAL SHIFT REGISTER
Public
project.name

Serial In Serial Out Shift Register - D flip flop

Serial In Serial Out Shift Register - D flip flop
Public
project.name

AND USING 2 TO 1 MUX

AND USING 2 TO 1 MUX
Public
project.name

4-bit bidirectional shift register

4-bit bidirectional shift register
Public
project.name

MUX with counter

MUX with counter
Public
project.name

implementation of full adder with mux and counter

implementation of full adder with mux and counter
Public
project.name

4 bit parity checker

4 bit parity checker
Public
project.name

Full Subtractor using NAND gate

Full Subtractor using NAND gate
Public
project.name

implementation of full adder using counter

implementation of full adder using counter
Public
project.name

sequence generator using counter

sequence generator using counter
Public
project.name

SIPO

SIPO
Public
project.name

mod-6 unit distance counter

mod-6 unit distance counter
Public
project.name

3 bit odd/even parity generator

3 bit odd/even parity generator
Public
project.name

PARALLEL ADDER CUM SUBTRACTOR

PARALLEL ADDER CUM SUBTRACTOR
Public
project.name

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
Public
project.name

3 bit even&odd parity generator

3 bit even&odd parity generator
Public
project.name

Full Adder using NOR Gate

Full Adder using NOR Gate
Public
project.name

Figure 4.2 A serial binary adder

Figure 4.2 A serial binary adder
Public
project.name

4 bit bidirectional shift register

4 bit bidirectional shift register
Public
project.name
No result image
R.Snegha doesn't have any favourites.
No result image
R.Snegha is not a collaborator of any project.