Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
Half Adder
Half Adder2 BIT MAGNITUDE COMPARATOR
2 BIT MAGNITUDE COMPARATORENCDERS 1
ENCDERS 1DFF using JKFF
DFF using JKFF4 BIT RIPPLE COUNTER
4 BIT RIPPLE COUNTER24 to 1 mux using 8 to 1 mux
24 to 1 mux using 8 to 1 mux8 to 3 Priority Encoder
8 to 3 Priority Encoder1 to 8 DEMUX
1 to 8 DEMUX4 TO 1 MUX
4 TO 1 MUXD FLIP FLOP USING SR FLIP FLOP
D FLIP FLOP USING SR FLIP FLOP8 bit parity checker
8 bit parity checkerSHIFT COUNTER
SHIFT COUNTERFull Adder
Full Adder8-BIT MAGNITUDE COMPARATOR
8-BIT MAGNITUDE COMPARATOR3 BIT PARITY GENETOR AND CHECKER
3 BIT PARITY GENETOR AND CHECKER4-bit ripple carry adder/subtractor
4-bit ripple carry adder/subtractor3 BIT PARITY GENERATOR
3 BIT PARITY GENERATORRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTOR3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIER3 BIT PARALLEL ADDER / SUBTRACTOR
3 BIT PARALLEL ADDER / SUBTRACTOR3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORIMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)decimal to bcd priority encoder
decimal to bcd priority encoderBCD TO 7 SEGMENT DECODERS
BCD TO 7 SEGMENT DECODERST FLIP FLOP Using JK FLIP FLOP
T FLIP FLOP Using JK FLIP FLOPTFF using SRFF
TFF using SRFFTFF USING DFF
TFF USING DFFSRFF USING TFF
SRFF USING TFFSRFF using DFF
SRFF using DFFTFF using JKFF
TFF using JKFFSR FLIP FLOP USING T FLIP FLOP
SR FLIP FLOP USING T FLIP FLOPSRFF using DFF
SRFF using DFFJK FLIP FLOP USING SR FLIP FLOP
JK FLIP FLOP USING SR FLIP FLOP4 bit ripple down counter
4 bit ripple down counterJKFF using DFF
JKFF using DFFMOD 12 COUNTER
MOD 12 COUNTER4 BIT UP-DOWN COUNTER
4 BIT UP-DOWN COUNTERSHIFT COUNTER
SHIFT COUNTERMOD 7 COUNTER
MOD 7 COUNTERPARALLEL IN PARALLEL OUT
PARALLEL IN PARALLEL OUTSERIAL IN PARALLEL OUT
SERIAL IN PARALLEL OUTPARALLEL IN PARALLEL OUT
PARALLEL IN PARALLEL OUTPARALLEL IN PARALLEL OUT
PARALLEL IN PARALLEL OUTSERIAL IN PARALLEL OUT
SERIAL IN PARALLEL OUTPARALLEL IN PARALLEL OUT
PARALLEL IN PARALLEL OUT32 to 1 mux using 4 to 1 mux
32 to 1 mux using 4 to 1 muxIMPLEMENTATION OF MINTERMS USING 8 TO 1 MUX
IMPLEMENTATION OF MINTERMS USING 8 TO 1 MUX3 bit Parity Checker
3 bit Parity Checker4 bit ripple down counter
4 bit ripple down counter1 to 16 demux
1 to 16 demux4 BIT RIPPLE DOWN COUNTER
4 BIT RIPPLE DOWN COUNTER4 BIT RIPPLE UP/DOWN COUNTER
4 BIT RIPPLE UP/DOWN COUNTER16 to 1 MUX
16 to 1 MUX24 TO 1 MUX USING 1 MUX
24 TO 1 MUX USING 1 MUX32 TO 1 MUX USING 4 TO 1 MUX
32 TO 1 MUX USING 4 TO 1 MUX3 to 8 Decoder
3 to 8 Decoder2 to 4 Decoder
2 to 4 Decoder8-BIT MAGNITUDE COMPARATOR
8-BIT MAGNITUDE COMPARATOR2 BIT MAGNITUDE COMPARATOR
2 BIT MAGNITUDE COMPARATOR4 TO 1 MUX
4 TO 1 MUX3 BIT PARITY GENERATOR AND CHECKER
3 BIT PARITY GENERATOR AND CHECKERUntitled
Untitled3 BIT PARITY GENERATOR AND CHECKER
3 BIT PARITY GENERATOR AND CHECKER4 BIT PARITY GENERATOR
4 BIT PARITY GENERATOR4-BIT PARITY GENERATOR
4-BIT PARITY GENERATOR4 BIT PARITY CHECKER 4
4 BIT PARITY CHECKER 44 bit ripple down counter
4 bit ripple down counterAdders
Adders4 bit parity generator/checker
4 bit parity generator/checker1-BIT MAGNITUDE COMPARATOR
1-BIT MAGNITUDE COMPARATOR16 to 1 Mux
16 to 1 MuxBCD to 7 Segment Decoder
BCD to 7 Segment Decoder4 TO 1 MUX
4 TO 1 MUXMOD 12 counter
MOD 12 counter4 bit ripple down counter
4 bit ripple down counterHalf Adder
Half AdderJK FLIP FLOP USING T FLIP FLOP
JK FLIP FLOP USING T FLIP FLOP4 BIT RIPPLE UP COUNTER WITH DECODED OUTPUTS
4 BIT RIPPLE UP COUNTER WITH DECODED OUTPUTS16 to 1 mux
16 to 1 mux8 bit parity checker
8 bit parity checker16 to 1 MUX
16 to 1 MUX8 TO 1 MUX
8 TO 1 MUX16 to 1 MUX
16 to 1 MUX16 to 1 mux
16 to 1 mux4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputsmod 12 counter
mod 12 counter4 to 2 Priority Encoder
4 to 2 Priority Encoder4 to 16 Line Decoder
4 to 16 Line DecoderPARALLEL IN SERIAL OUT
PARALLEL IN SERIAL OUT4-BIT RIPPLE COUNTER WITH DECODED OUTPUTS
4-BIT RIPPLE COUNTER WITH DECODED OUTPUTS4 bit parity generator/checker
4 bit parity generator/checkerBCD to Decimal Decoder
BCD to Decimal DecoderHalf Adder
Half Adder8 to 1 MUX
8 to 1 MUXT FLIP FLOP Using SR FLIP FLOP
T FLIP FLOP Using SR FLIP FLOPIMPLEMENTATION OF MINTERMS USING 8 TO 1 MUX
IMPLEMENTATION OF MINTERMS USING 8 TO 1 MUXIMPLEMENTATION OF MINTERMS USING 4:1 MUX
IMPLEMENTATION OF MINTERMS USING 4:1 MUXSR FLIP FLOP USING JK FLIP FLOP
SR FLIP FLOP USING JK FLIP FLOPShift Register - SISO Mode
Shift Register - SISO Mode3 BIT PARALLEL ADDER / SUBTRACTOR
3 BIT PARALLEL ADDER / SUBTRACTOR16 to 1 MUX
16 to 1 MUX4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputs4 bit ripple down counter
4 bit ripple down counterIMPLEMENTATION OF MINTERMS USING 4:1 MUX
IMPLEMENTATION OF MINTERMS USING 4:1 MUX3 BIT PARITY GENERATOR
3 BIT PARITY GENERATOR32 to 1 MUX using 4 to 1 MUX
32 to 1 MUX using 4 to 1 MUXD FLIP FLOP using JK FLIP FLOP
D FLIP FLOP using JK FLIP FLOPsynchronous up/down counter
synchronous up/down counter4 bit Parity Generator
4 bit Parity GeneratorD FLIP FLOP Using T FLIP FLOP
D FLIP FLOP Using T FLIP FLOP4 to 16 decoder with manual input | Décodeur 4 vers 16 avec entrées manuelles.
4 to 16 decoder with manual input | Décodeur 4 vers 16 avec entrées manuelles.