Untitled

2 to 1 mux

1 T0 2 DECODER

Untitled

full adder

synchronous down counter

4 to 1 mux

D FF USING T FLIP FLOP

SR USING D FF

SR FF USING TFF

Asynchronous 4 bit ripple down counter

T FF USING D FF

D FLIP FLOP USING INBUILT

RING COUNTER

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

JK FLIP FLOP USING INBUILT

3 TO 8 DECODER

implementation of full adder with mux and counter

2 BIT MAGNITUDE COMPARATOR

SERIAL IN SERIAL OUT

4 BIT UNIVERSAL SHIFT REGISTER

SERIAL IN PARALLEL OUT

16 to 1 mux

1 T0 2 DEMUX

1 T0 8 DEMUX

1 T0 4 DEMUX

2 TO 1 ENCODER

FUL

2 T0 4 DECODER

HALF ADDER

EXNOR gate

32 to 1 mux using 4 to1 mux

implementation using 2 to 1

implementation using 2 to 1 mux

IMPLEMENTATION USING 4 TO 1

IMPLEMENTATION USING 8 TO1

8 TO 3 OCTAL TO BINARY ENCODER

DECIMAL TO BCD ENCODER

4TO 2 ENCODER

SHIFT COUNTER

parrallel in parallel out

T FF USING SR FF

4 BIT PARITY GENERATOR

24 to1 using 8to 1 mux

1 TO 16 DEMUX

8to1mux

BIDERECTIONALSHIFT REGISTER

BCD ADDER

asynchronous 4 bit ripple counter with decoded output

SR FF USING JK FF

implementation of full adder with mux and counter

T FLIP FLOP USING INBUILT

implementation using 2 to 1 mux

BCD TO DECIMAL DECODER

4- BIT MAGNITUDE COMPARATOR

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

4 BIT PARITY CHECKER

D FLIPFLOP USING LOGIC GATES

JK USING TFF

4 BIT RIPPLE UP/DOWN ASYNCHRONOUS COUNTER

JK FF USING SRFF

BCD TO SEVEN SEGMENT DISPLAY

HALF ADDER USING BASIC GATES

SR FLIPFLOP USING INBUILT