Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
Experiment-14-a
Experiment-14-aEXP 14 b
EXP 14 bExperiment-16
Experiment-16Exp-17(universal register)
Exp-17(universal register)Experiment.5b
Experiment.5bEXPERIMENT-7(8*2)
EXPERIMENT-7(8*2)EXPERIMENT-8(2 *4 decoder)
EXPERIMENT-8(2 *4 decoder)Experiment 8-(3to8decoder)
Experiment 8-(3to8decoder)EXPERIMENT-9B
EXPERIMENT-9BEXPERIMENT-9
EXPERIMENT-9experiment-10
experiment-10experiment-10
experiment-10Experiment-12
Experiment-12JK flipflop
JK flipflopexp-11(SR latch NAND and OR)
exp-11(SR latch NAND and OR)Clocked SR using NAND
Clocked SR using NANDUntitled
UntitledExperiment-14-b
Experiment-14-bD latch using NOR
D latch using NOREXPERMINENT-15
EXPERMINENT-15Exp-17 shift left using D
Exp-17 shift left using Dinternal-half and full subtractor
internal-half and full subtractorfull subtractor
full subtractorHalf subtactor
Half subtactorExperiment-6b
Experiment-6bExperiment -7(4*2)
Experiment -7(4*2)Master slave d flipflop
Master slave d flipflopleft shift using jk
left shift using jkEXPERIMENT 1
EXPERIMENT 1FULL ADDER
FULL ADDERexp.5
exp.5Experiment -6
Experiment -6EXPERIMENT.4
EXPERIMENT.4EXPERIMENT-15B
EXPERIMENT-15BExp-17(shift right using D)
Exp-17(shift right using D)internal-half adder and full adder
internal-half adder and full adder