project.name

SHANMUKHA SRINIVAS JONNALAGADDA

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

Untitled

Untitled
Public
project.name

Study of logic gates

Study of logic gates
Public
project.name

CODE CONVERTERS

CODE CONVERTERS
Public
project.name

DESIGN AND IMPLEMENTATION OF HALF/FULL ADDER AND HALF/FULL SUBTRACTOR

DESIGN AND IMPLEMENTATION OF HALF/FULL ADDER AND HALF/FULL SUBTRACTOR
Public
project.name

Combinational Circuit 1

Combinational Circuit 1
Public
project.name

Combinational Circuit

Combinational Circuit
Public
project.name

Study of logic gates

Study of logic gates
Public
project.name

Digital Lab

Digital Lab
Public
project.name

Half Subtractor and Full Subtractor

Half Subtractor and Full Subtractor
Public
project.name

Code Converter

Code Converter
Public
project.name

Main

Main
Public
project.name

DESIGN AND IMPLEMENTATION OF BOOLEAN EXPRESSIONS

DESIGN AND IMPLEMENTATION OF BOOLEAN EXPRESSIONS
Public
project.name

DESIGN AND IMPLEMENTATION OF PARITY GENERATOR/CHECKER

DESIGN AND IMPLEMENTATION OF PARITY GENERATOR/CHECKER
Public
project.name

Design and Implementation of Boolean Functions

Design and Implementation of Boolean Functions
Public
project.name

Combinational Circuit

Combinational Circuit
Public
project.name
No result image
SHANMUKHA SRINIVAS JONNALAGADDA doesn't have any favourites.
No result image
SHANMUKHA SRINIVAS JONNALAGADDA is not a collaborator of any project.