Member since: 4 years
Educational Institution: K.J. Somaiya College of Engineering
Country: India
Exp8_Postlab Q1
Exp8_Postlab Q1Full Adder using Half Adder
Full Adder using Half AdderDLD Exp 2
DLD Exp 210/11
10/11Shift Registers
Shift RegistersExperiment 3
Experiment 3Exp 9
Exp 9DLD-Experiment 4
DLD-Experiment 42 bit comparator
2 bit comparatorConversion of Flip Flop
Conversion of Flip FlopExp 9
Exp 94 bit asynchronous counter using T and JK
4 bit asynchronous counter using T and JK1 bit adder
1 bit adder4-bit Parallel-In Serial-Out (PISO) shift register
4-bit Parallel-In Serial-Out (PISO) shift registerSubtractors
SubtractorsDLD_Exp_5
DLD_Exp_54 bit Johnson Counter
4 bit Johnson Counter