Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
4 to 16 decoder
4 to 16 decodersynchronous counter
synchronous counterbidirectional shift register
bidirectional shift register4 bit bidirectional shift register
4 bit bidirectional shift registerRipple carry Adder
Ripple carry AdderJK FLIPFLOP
JK FLIPFLOPcounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,03 x 8 DECODER
3 x 8 DECODER1 x 2 DECODER
1 x 2 DECODER2 x 4 DECODER
2 x 4 DECODER1 x 2 DECODER
1 x 2 DECODERDecimal to BCD Encoder
Decimal to BCD EncoderNAND
NAND4 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTOR4 bit adder/subtractor
4 bit adder/subtractor3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERBCD ADDER
BCD ADDER1 to 16 DEMUX
1 to 16 DEMUXUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
Untitled3 TO 8 DECODER
3 TO 8 DECODERt
tBCD TO 7 SEGMENT DECODER
BCD TO 7 SEGMENT DECODER4 TO 16
4 TO 164 TO 16
4 TO 164 TO 16
4 TO 164 TO 16
4 TO 16BCD to Decimal Decoder
BCD to Decimal Decoder24 to 1 MUX using 8 to 1 MUX
24 to 1 MUX using 8 to 1 MUX2 to 1 MUX
2 to 1 MUXOctal to Binary Encoder
Octal to Binary EncoderEXOR USING 2 TO 1 MUX
EXOR USING 2 TO 1 MUXNOT USING 2 TO 1 MUX
NOT USING 2 TO 1 MUX1 to 16 DEMUX
1 to 16 DEMUX1 to 16 DEMUX
1 to 16 DEMUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUXTFF
TFFNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOPsynchronous up counter
synchronous up counterimplementation of full adder with mux and counter
implementation of full adder with mux and counterTFF
TFFDFF USING TFF
DFF USING TFFTFF USING JKFF
TFF USING JKFFTFF USING DFF
TFF USING DFFJKFF Using TFF
JKFF Using TFFSRFF USING TFF
SRFF USING TFFJKFF using SRFF
JKFF using SRFFJKFF USING DFF
JKFF USING DFFSR FLIPFLOP
SR FLIPFLOPDFF USING JKFF
DFF USING JKFFTFF
TFFJK FLIPFLOP
JK FLIPFLOPTFF USING DFF
TFF USING DFFDFF USING TFF
DFF USING TFFSRFF using DFF
SRFF using DFFJKFF using SRFF
JKFF using SRFFSRFF USING JKFF
SRFF USING JKFFSRFF using DFF
SRFF using DFFJKFF USING DFF
JKFF USING DFFSRFF USING TFF
SRFF USING TFFSRFF using DFF
SRFF using DFFD FLIPFLOP
D FLIPFLOPD FLIPFLOP
D FLIPFLOPD FLIPFLOP
D FLIPFLOPD FLIPFLOP
D FLIPFLOPJKFF Using TFF
JKFF Using TFFJKFF Using TFF
JKFF Using TFF4 bit Ripple Counter
4 bit Ripple CounterJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFF4 BIT RIPPLE DOWN COUNTER
4 BIT RIPPLE DOWN COUNTERNAND
NANDNAND
NANDNAND
NANDD FLIPFLOP
D FLIPFLOPIMPLEMENTATION USING MINTERM USING MUX
IMPLEMENTATION USING MINTERM USING MUXRipple carry Adder
Ripple carry Adder4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputs32 to 1 MUX using 4 to 1 MUX
32 to 1 MUX using 4 to 1 MUXMOD 12 COUNTER
MOD 12 COUNTER2 to 1 MUX
2 to 1 MUX4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputsJKFF USING DFF
JKFF USING DFFJKFF Using TFF
JKFF Using TFF1:8 DEMUX
1:8 DEMUX4 bit synchronous down counter
4 bit synchronous down counterCONSENSUS LAW 2
CONSENSUS LAW 24 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTOR1 to 2 DEMUX
1 to 2 DEMUXRipple carry Adder
Ripple carry AdderRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0VERIFICATION OF BOOLEAN POSTULATES AND LAWS ASSOCIATIVE
VERIFICATION OF BOOLEAN POSTULATES AND LAWS ASSOCIATIVEBCD to Decimal Decoder
BCD to Decimal Decodercounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,032 to 1 MUX using 4 to 1 MUX
32 to 1 MUX using 4 to 1 MUXimplementation of full adder with mux and counter
implementation of full adder with mux and counter3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERimplementation of full adder using counter
implementation of full adder using counterMOD 7 COUNTER
MOD 7 COUNTERParallel in serial out
Parallel in serial outcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0RIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTOREXCESS-3 TO BCD
EXCESS-3 TO BCDGRAY TO BINARY CODE CONVERTER
GRAY TO BINARY CODE CONVERTERBCD TO EXCESS-3
BCD TO EXCESS-3Parallel in serial out
Parallel in serial out4 bit synchronous counter
4 bit synchronous counter4 bit synchronous counter
4 bit synchronous counter4 bit synchronous counter
4 bit synchronous counterSERIAL IN PARALLEL OUT
SERIAL IN PARALLEL OUTRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORSERIAL IN SERIAL OUT
SERIAL IN SERIAL OUTparrallel in parallel out
parrallel in parallel outSISO
SISOSIPO
SIPO4 bit Ripple Counter
4 bit Ripple Counter4 bit Ripple Counter
4 bit Ripple Counter4 bit Ripple Counter
4 bit Ripple CounterSERIAL IN SERIAL OUT
SERIAL IN SERIAL OUT4 bit bidirectional shift register
4 bit bidirectional shift registerSERIAL IN PARALLEL OUT
SERIAL IN PARALLEL OUTIMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)JK FLIPFLOP
JK FLIPFLOPIMPLEMENTATION USING MINTERMS WITH MUX
IMPLEMENTATION USING MINTERMS WITH MUX16 to 1 MUX
16 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX2 to 1 MUX
2 to 1 MUX4 to 16 decoder
4 to 16 decoder16 to 1 mux
16 to 1 muxUntitled
Untitled4 to 16 decoder
4 to 16 decoderParallel in serial out
Parallel in serial out1 to 16 DEMUX
1 to 16 DEMUXCONSENSUS LAW 2
CONSENSUS LAW 2Untitled
UntitledCONSENSUS LAW 2
CONSENSUS LAW 2Ripple carry Adder
Ripple carry Adder1 to 8 DEMUX
1 to 8 DEMUXMUX with counter
MUX with counterIMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)IMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)IMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)IMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)IMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)Octal to Binary Encoder
Octal to Binary Encodersynchronous up counter
synchronous up counterNOR gate
NOR gateNAND USING 2 TO 1 MUX
NAND USING 2 TO 1 MUX4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counterNAND gate
NAND gateOR gate
OR gateEX-OR gate
EX-OR gateAND gate
AND gateVERIFICATION OF BOOLEAN POSTULATES AND LAWS
VERIFICATION OF BOOLEAN POSTULATES AND LAWSVERIFICATION OF BOOLEAN POSTULATES AND LAWS
VERIFICATION OF BOOLEAN POSTULATES AND LAWSconsensus laws
consensus lawsOR USING 2 TO 1 MUX
OR USING 2 TO 1 MUX4 TO 16
4 TO 164 to 2 priority encoder
4 to 2 priority encoder2 x 4 DECODER
2 x 4 DECODER4 to 1 mux
4 to 1 mux8 to 1 MUX
8 to 1 MUX4 x 2 ENCODER
4 x 2 ENCODER4 to 2 priority encoder
4 to 2 priority encoder4 BIT RIPPLE DOWN COUNTER
4 BIT RIPPLE DOWN COUNTER2 x 1 ENCODER
2 x 1 ENCODER1 to 16 DEMUX
1 to 16 DEMUX8 to 1 MUX
8 to 1 MUXDecimal to BCD Encoder
Decimal to BCD Encoder2 x 4 DECODER
2 x 4 DECODERSRFF using DFF
SRFF using DFF4 BIT UP-DOWN COUNTER
4 BIT UP-DOWN COUNTERVERIFICATION OF BOOLEAN POSTULATES AND LAWS ASSOCIATIVE
VERIFICATION OF BOOLEAN POSTULATES AND LAWS ASSOCIATIVE1 to 4 DEMUX
1 to 4 DEMUXsynchronous up down counter
synchronous up down counter4 BIT UP-DOWN COUNTER
4 BIT UP-DOWN COUNTER3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERTFF USING SRFF
TFF USING SRFF16 to 1 MUX
16 to 1 MUX16 to 1 MUX
16 to 1 MUXNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOPTFF USING SRFF
TFF USING SRFFNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOP4 BIT UP-DOWN COUNTER
4 BIT UP-DOWN COUNTERNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPABSORPTION LAWS
ABSORPTION LAWS8 to 1 MUX
8 to 1 MUXCONSENSUS LAW 2
CONSENSUS LAW 2CONSENSUS LAW 2
CONSENSUS LAW 2CONSENSUS LAW 2
CONSENSUS LAW 2CONSENSUS LAW 2
CONSENSUS LAW 2CONSENSUS LAW 2
CONSENSUS LAW 2BCD TO DECIMAL DECODER
BCD TO DECIMAL DECODER32 to 1 MUX using 4 to 1 MUX
32 to 1 MUX using 4 to 1 MUX8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODER4 to 1 MUX
4 to 1 MUXT FLIPFLOP
T FLIPFLOPDFF USING SRFF
DFF USING SRFFSRFF USING JKFF
SRFF USING JKFFDFF USING SRFF
DFF USING SRFFTFF USING SRFF
TFF USING SRFF8 to 1 MUX
8 to 1 MUXNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPJK FLIPFLOP
JK FLIPFLOPJK FLIPFLOP
JK FLIPFLOPJK FLIPFLOP
JK FLIPFLOPNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOP4 bir adder/subtractor
4 bir adder/subtractorRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOP4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputsT FLIPFLOP
T FLIPFLOPTFF USING JKFF
TFF USING JKFF4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputs4 BIT PARALLEL ADDER/SUBTRACTOR
4 BIT PARALLEL ADDER/SUBTRACTORNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPSR FLIPFLOP
SR FLIPFLOPDFF USING JKFF
DFF USING JKFFAND USING 2 TO 1 MUX
AND USING 2 TO 1 MUXNAND USING 2 TO 1 MUX
NAND USING 2 TO 1 MUX16 to 1 mux
16 to 1 mux4 BIT PARALLEL ADDER/SUBTRACTOR
4 BIT PARALLEL ADDER/SUBTRACTORimplementation of full adder with mux and counter
implementation of full adder with mux and counter4 to 1 MUX
4 to 1 MUXD FLIPFLOP
D FLIPFLOPRipple carry Adder
Ripple carry AdderBCD ADDER
BCD ADDER3 bit binary counter
3 bit binary counterRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTOR4 bir adder/subtractor
4 bir adder/subtractorCONSENSUS LAW 2
CONSENSUS LAW 2JK FLIPFLOP
JK FLIPFLOPCONSENSUS LAW 2
CONSENSUS LAW 2CONSENSUS LAW 2
CONSENSUS LAW 2circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0IMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)IMPLEMENTION USING MUX(2)
IMPLEMENTION USING MUX(2)counter that counts 0,2,4,7,0
counter that counts 0,2,4,7,04 bit Ripple Counter
4 bit Ripple Counter4 bit synchronous counter
4 bit synchronous counterMOD 7 COUNTER
MOD 7 COUNTEROctal to Binary Encoder
Octal to Binary EncoderEX-NOR gate
EX-NOR gatecircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0CONSENSUS LAW 2
CONSENSUS LAW 2NOT
NOT4 to 1 MUX
4 to 1 MUXsequence generator using counter
sequence generator using counter4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTERMUX with counter
MUX with counterIMPLEMENTATION USING MINTERMS WITH 2:1 MUX
IMPLEMENTATION USING MINTERMS WITH 2:1 MUXBCD to Decimal Decoder
BCD to Decimal DecoderBINARY TO GRAY CODE CONVERTER
BINARY TO GRAY CODE CONVERTERT FLIPFLOP
T FLIPFLOP32 to 1 MUX using 4 to 1 MUX
32 to 1 MUX using 4 to 1 MUXNOR USING 2 TO 1 MUX
NOR USING 2 TO 1 MUX4 BIT RIPPLE DOWN COUNTER
4 BIT RIPPLE DOWN COUNTERMOD 7 COUNTER
MOD 7 COUNTERimplementation of full adder with mux and counter
implementation of full adder with mux and countercircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 02 x 1 ENCODER
2 x 1 ENCODERRipple carry Adder
Ripple carry AdderRipple carry Adder
Ripple carry AdderVerification of truth table by using OR gate
Verification of truth table by using OR gate4 to 2 priority encoder
4 to 2 priority encodercounter having the states 0-2--4-7-0
counter having the states 0-2--4-7-01 to 16 DEMUX
1 to 16 DEMUXimplementation of full adder with mux and counter
implementation of full adder with mux and counter4 bit synchronous down counter
4 bit synchronous down counterimplementation of full adder with mux and counter
implementation of full adder with mux and counter4 to 2 priority encoder
4 to 2 priority encoderimplementation of full adder using counter
implementation of full adder using counter4 bit bidirectional shift register
4 bit bidirectional shift register1 to 8 DEMUX
1 to 8 DEMUXOctal to Binary Encoder
Octal to Binary EncoderIMPLEMENTATION USING MINTERMS WITH MUX
IMPLEMENTATION USING MINTERMS WITH MUXUntitled
UntitledCONSENSUS LAW 2
CONSENSUS LAW 24 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTORUntitled
Untitledparrallel in parallel out
parrallel in parallel outcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0NOT gate
NOT gatemod-6 unit distance counter
mod-6 unit distance counterimplementation of full adder with mux and counter
implementation of full adder with mux and counterimplementation of full adder with mux and counter
implementation of full adder with mux and counter4-bit bidirectional shift register
4-bit bidirectional shift registerAND USING 2 TO 1 MUX
AND USING 2 TO 1 MUXcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0AND gate
AND gateimplementation of full adder with mux and counter
implementation of full adder with mux and counter