5039 PRIYA M
Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
Design of Adder/Subtractor using MUX
Design of Adder/Subtractor using MUX
Public
cycle 2-study of flip flops
cycle 2-study of flip flops
Public
CYCLE 2 (BCD)
CYCLE 2 (BCD)
Public
parallel in serial out -parallel in parallel out
parallel in serial out -parallel in parallel out
Public
BINARY UP-DOWN COUNTER
BINARY UP-DOWN COUNTER
Public
4-bit binary adder/subtractor
4-bit binary adder/subtractor
Public
serial in serial out and serial in parallel out
serial in serial out and serial in parallel out
Public
ADDERS
ADDERS
Public
4 Bit Magnitude Comparator
4 Bit Magnitude Comparator
Public
BIT BINARY
BIT BINARY
Public
Odd/Even parity generator and checker
Odd/Even parity generator and checker
Public
4bit magnitude comparator
4bit magnitude comparator
Public
logic gates
logic gates
Public
laws
laws
Public
implementation of full adder using NAND gates
implementation of full adder using NAND gates
Public
binary to gray and gray to binary
binary to gray and gray to binary
Public
CYCLE 2
CYCLE 2
Public
half and full adder/subtractor
half and full adder/subtractor
Public
4 BIT SUBTRACTOR
4 BIT SUBTRACTOR
Public
4bits-2's complement
4bits-2's complement
Public
4 Bit Binary Adder/subtractor
4 Bit Binary Adder/subtractor
Public
Implementation of full adder using logic circuit
Implementation of full adder using logic circuit
Public
5039 PRIYA M doesn't have any favourites.
