Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
IMPLEMENTATION OF FULL ADDER WITH MUX AND COUNTER
IMPLEMENTATION OF FULL ADDER WITH MUX AND COUNTERPISO
PISO4 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTORSR FLIPFLOP
SR FLIPFLOPD FLIPFLOP
D FLIPFLOPT FLIPFLOP
T FLIPFLOPDFF USING SRFF
DFF USING SRFFTFF
TFFDFF USING TFF
DFF USING TFFJKFF USING DFF
JKFF USING DFFTFF USING SRFF
TFF USING SRFFJKFF Using TFF
JKFF Using TFFcounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,0implementation of full adder using counter
implementation of full adder using counter4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTERmod-6 unit distance counter
mod-6 unit distance counter3 bit binary counter
3 bit binary counter4 bit synchronous counter
4 bit synchronous counter4 bit synchronous down counter
4 bit synchronous down counter4 bit synchronous down counter
4 bit synchronous down counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 BIT SYNCHRONOUS COUNTER
4 BIT SYNCHRONOUS COUNTER4 bit synchronous counter
4 bit synchronous counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counterSIPO
SIPO4 BIT BIDIRECTIONAL SHIFT REGISTER
4 BIT BIDIRECTIONAL SHIFT REGISTERSISO
SISO4 bit bidirectional shift register
4 bit bidirectional shift registerSISO
SISOPIPO
PIPOSIPO
SIPOPIPO
PIPOmod 12 counter
mod 12 countermod 7 counter
mod 7 countermod 7 counter
mod 7 counter1 TO 16 DEMUX
1 TO 16 DEMUX16 TO 1 MUX
16 TO 1 MUX32 TO 1 MUX USING 4 TO 1 MUX
32 TO 1 MUX USING 4 TO 1 MUXDFF USING JKFF
DFF USING JKFFTFF USING JKFF
TFF USING JKFFJKFF using SRFF
JKFF using SRFF16 TO 1 MUX
16 TO 1 MUXJK FLIPFLOP
JK FLIPFLOPcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0SRFF using DFF
SRFF using DFFcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0implementation of full adder with mux and counter
implementation of full adder with mux and counter4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTERSRFF USING JKFF
SRFF USING JKFF4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTER4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTER16 TO 1 MUX
16 TO 1 MUXPISO
PISOTFF USING DFF
TFF USING DFFJK FLIPFLOP
JK FLIPFLOPSRFF USING TFF
SRFF USING TFF4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 TO 1 MUX
4 TO 1 MUXsequence generator using counter
sequence generator using counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 bit synchronous counter
4 bit synchronous counter