project.name

J.Jefina Miralin

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

IMPLEMENTATION OF FULL ADDER WITH MUX AND COUNTER

IMPLEMENTATION OF FULL ADDER WITH MUX AND COUNTER
Public
project.name

PISO

PISO
Public
project.name

4 BIT ADDER /SUBTRACTOR

4 BIT ADDER /SUBTRACTOR
Public
project.name

SR FLIPFLOP

SR FLIPFLOP
Public
project.name

D FLIPFLOP

D FLIPFLOP
Public
project.name

T FLIPFLOP

T FLIPFLOP
Public
project.name

DFF USING SRFF

DFF USING SRFF
Public
project.name

TFF

TFF
Public
project.name

DFF USING TFF

DFF USING TFF
Public
project.name

JKFF USING DFF

JKFF USING DFF
Public
project.name

TFF USING SRFF

TFF USING SRFF
Public
project.name

JKFF Using TFF

JKFF Using TFF
Public
project.name

counter that counts 0,2,4,7,0

counter that counts 0,2,4,7,0
Public
project.name

implementation of full adder using counter

implementation of full adder using counter
Public
project.name

4 BIT UNIVERSAL SHIFT REGISTER

4 BIT UNIVERSAL SHIFT REGISTER
Public
project.name

mod-6 unit distance counter

mod-6 unit distance counter
Public
project.name

3 bit binary counter

3 bit binary counter
Public
project.name

4 bit synchronous counter

4 bit synchronous counter
Public
project.name

4 bit synchronous down counter

4 bit synchronous down counter
Public
project.name

4 bit synchronous down counter

4 bit synchronous down counter
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

4 BIT SYNCHRONOUS COUNTER

4 BIT SYNCHRONOUS COUNTER
Public
project.name

4 bit synchronous counter

4 bit synchronous counter
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

SIPO

SIPO
Public
project.name

4 BIT BIDIRECTIONAL SHIFT REGISTER

4 BIT BIDIRECTIONAL SHIFT REGISTER
Public
project.name

SISO

SISO
Public
project.name

4 bit bidirectional shift register

4 bit bidirectional shift register
Public
project.name

SISO

SISO
Public
project.name

PIPO

PIPO
Public
project.name

SIPO

SIPO
Public
project.name

PIPO

PIPO
Public
project.name

mod 12 counter

mod 12 counter
Public
project.name

mod 7 counter

mod 7 counter
Public
project.name

mod 7 counter

mod 7 counter
Public
project.name

1 TO 16 DEMUX

1 TO 16 DEMUX
Public
project.name

16 TO 1 MUX

16 TO 1 MUX
Public
project.name

32 TO 1 MUX USING 4 TO 1 MUX

32 TO 1 MUX USING 4 TO 1 MUX
Public
project.name

DFF USING JKFF

DFF USING JKFF
Public
project.name

TFF USING JKFF

TFF USING JKFF
Public
project.name

JKFF using SRFF

JKFF using SRFF
Public
project.name

16 TO 1 MUX

16 TO 1 MUX
Public
project.name

JK FLIPFLOP

JK FLIPFLOP
Public
project.name

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
Public
project.name

SRFF using DFF

SRFF using DFF
Public
project.name

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
Public
project.name

implementation of full adder with mux and counter

implementation of full adder with mux and counter
Public
project.name

4 BIT UNIVERSAL SHIFT REGISTER

4 BIT UNIVERSAL SHIFT REGISTER
Public
project.name

SRFF USING JKFF

SRFF USING JKFF
Public
project.name

4 BIT UNIVERSAL SHIFT REGISTER

4 BIT UNIVERSAL SHIFT REGISTER
Public
project.name

4 BIT UNIVERSAL SHIFT REGISTER

4 BIT UNIVERSAL SHIFT REGISTER
Public
project.name

16 TO 1 MUX

16 TO 1 MUX
Public
project.name

PISO

PISO
Public
project.name

TFF USING DFF

TFF USING DFF
Public
project.name

JK FLIPFLOP

JK FLIPFLOP
Public
project.name

SRFF USING TFF

SRFF USING TFF
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

4 TO 1 MUX

4 TO 1 MUX
Public
project.name

sequence generator using counter

sequence generator using counter
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

4 bit synchronous counter

4 bit synchronous counter
Public
project.name
No result image
J.Jefina Miralin doesn't have any favourites.
No result image
J.Jefina Miralin is not a collaborator of any project.