project.name

Kiruthiga N

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

RIPPLE CARRY SUBTRACTOR

RIPPLE CARRY SUBTRACTOR
Public
project.name

1 to 16 DEMUX

1 to 16 DEMUX
Public
project.name

16 to 1 mux

16 to 1 mux
Public
project.name

SR Flipflop

SR Flipflop
Public
project.name

TFF USING DFF

TFF USING DFF
Public
project.name

4 TO 2 ENCODER

4 TO 2 ENCODER
Public
project.name

DFF USING SRFF

DFF USING SRFF
Public
project.name

JK FLIPFLOP

JK FLIPFLOP
Public
project.name

TFF USING SRFF

TFF USING SRFF
Public
project.name

synchronous up counter

synchronous up counter
Public
project.name

24 to 1 MUX using 8 to 1 MUX

24 to 1 MUX using 8 to 1 MUX
Public
project.name

1 to 4 DEMUX

1 to 4 DEMUX
Public
project.name

1 to 16 DEMUX

1 to 16 DEMUX
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

counter that counts 0,2,4,7,0

counter that counts 0,2,4,7,0
Public
project.name

PIPO

PIPO
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

Consensus Theorem

Consensus Theorem
Public
project.name

8 to 1 MUX

8 to 1 MUX
Public
project.name

AND USING 2 TO 1 MUX

AND USING 2 TO 1 MUX
Public
project.name

NAND USING 2 TO 1 MUX

NAND USING 2 TO 1 MUX
Public
project.name

EXOR USING 2 TO 1 MUX

EXOR USING 2 TO 1 MUX
Public
project.name

IMPLEMENTATION USING MINTERMS WITH MUX

IMPLEMENTATION USING MINTERMS WITH MUX
Public
project.name

PISO

PISO
Public
project.name

HALF ADDER

HALF ADDER
Public
project.name

16 to 1 MUX

16 to 1 MUX
Public
project.name

4 to 1 MUX

4 to 1 MUX
Public
project.name

2 to 1 MUX

2 to 1 MUX
Public
project.name

HALF SUBTRACTOR

HALF SUBTRACTOR
Public
project.name

4 bit bidirectional shift register

4 bit bidirectional shift register
Public
project.name

NOR based SR Flipflop

NOR based SR Flipflop
Public
project.name

NAND GATE

NAND GATE
Public
project.name

Ripple carry Adder

Ripple carry Adder
Public
project.name

NOR GATE

NOR GATE
Public
project.name

XNOR GATE

XNOR GATE
Public
project.name

RIPPLE CARRY SUBTRACTOR

RIPPLE CARRY SUBTRACTOR
Public
project.name

4 to 16 decoder

4 to 16 decoder
Public
project.name

Full adder

Full adder
Public
project.name

BCD ADDER

BCD ADDER
Public
project.name

HALF ADDER

HALF ADDER
Public
project.name

HALF ADDER

HALF ADDER
Public
project.name

HALF ADDER

HALF ADDER
Public
project.name

HALF SUBTRACTOR

HALF SUBTRACTOR
Public
project.name

HALF SUBRACTOR

HALF SUBRACTOR
Public
project.name

HALF SUBTRACTOR

HALF SUBTRACTOR
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

FULL SUBTRACTOR

FULL SUBTRACTOR
Public
project.name

FULL SUBTRACTOR

FULL SUBTRACTOR
Public
project.name

FULL SUBTRACTOR

FULL SUBTRACTOR
Public
project.name

4 bit synchronous counter

4 bit synchronous counter
Public
project.name

mod-6 unit distance counter

mod-6 unit distance counter
Public
project.name

NOT USING 2 TO 1 MUX

NOT USING 2 TO 1 MUX
Public
project.name

IMPLEMENTATION USING MINTERM USING MUX

IMPLEMENTATION USING MINTERM USING MUX
Public
project.name

IMPLEMENTATION USING MINTERMS WITH 2:1 MUX

IMPLEMENTATION USING MINTERMS WITH 2:1 MUX
Public
project.name

SRFF USING JKFF

SRFF USING JKFF
Public
project.name

SRFF USING TFF

SRFF USING TFF
Public
project.name

SRFF using DFF

SRFF using DFF
Public
project.name

1 to 2 decoder

1 to 2 decoder
Public
project.name

2 BIT MAGNITUDE COMPARATOR

2 BIT MAGNITUDE COMPARATOR
Public
project.name

4 BIT PARITY GENERATOR

4 BIT PARITY GENERATOR
Public
project.name

2 TO 4 Decoder

2 TO 4 Decoder
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

3 BIT PARITY CHECKER

3 BIT PARITY CHECKER
Public
project.name

Decimal to BCD encoder

Decimal to BCD encoder
Public
project.name

JK FLIPFLOP

JK FLIPFLOP
Public
project.name

SR FLIPFLOP

SR FLIPFLOP
Public
project.name

DFF USING JKFF

DFF USING JKFF
Public
project.name

SIPO

SIPO
Public
project.name

Binary to Gary code I

Binary to Gary code I
Public
project.name

3 TO 8 DECODER

3 TO 8 DECODER
Public
project.name

NAND BASED SR FLIPFLOP

NAND BASED SR FLIPFLOP
Public
project.name

Excess -3 to BCD I

Excess -3 to BCD I
Public
project.name

1 to 8 DEMUX

1 to 8 DEMUX
Public
project.name

4 bit synchronous UP/DOWN counter

4 bit synchronous UP/DOWN counter
Public
project.name

16 to 1 MUX

16 to 1 MUX
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

BCD to excess -3 converter I

BCD to excess -3 converter I
Public
project.name

4 bir adder/subtractor

4 bir adder/subtractor
Public
project.name

SRFF USING JKFF

SRFF USING JKFF
Public
project.name

T FLIPFLOP

T FLIPFLOP
Public
project.name

3 BIT PARITY GENERATOR

3 BIT PARITY GENERATOR
Public
project.name

4 TO 2 Priority encoder

4 TO 2 Priority encoder
Public
project.name

32 to 1 MUX using 4 to 1 MUX

32 to 1 MUX using 4 to 1 MUX
Public
project.name

TFF

TFF
Public
project.name

implementation of full adder with mux and counter

implementation of full adder with mux and counter
Public
project.name

SISO

SISO
Public
project.name

implementation of full adder using counter

implementation of full adder using counter
Public
project.name

4 BIT UNIVERSAL SHIFT REGISTER

4 BIT UNIVERSAL SHIFT REGISTER
Public
project.name

OR GATE

OR GATE
Public
project.name

I BIT MAGNITUDE COMPARATOR

I BIT MAGNITUDE COMPARATOR
Public
project.name

TFF USING JKFF

TFF USING JKFF
Public
project.name

FULL SUBTRACTOR

FULL SUBTRACTOR
Public
project.name

3 BIT PARALLEL MULTIPLIER

3 BIT PARALLEL MULTIPLIER
Public
project.name

D FLIPFLOP

D FLIPFLOP
Public
project.name

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0

circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
Public
project.name

DFF USING TFF

DFF USING TFF
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

Consensus Theorem

Consensus Theorem
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

Verification of Boolean postulates and laws

Verification of Boolean postulates and laws
Public
project.name

XOR GATE

XOR GATE
Public
project.name

BCD To Decimal decoder

BCD To Decimal decoder
Public
project.name

IMPLEMENTATION USING MINTERMS WITH MUX

IMPLEMENTATION USING MINTERMS WITH MUX
Public
project.name

JKFF using SRFF

JKFF using SRFF
Public
project.name

BCD To 7 segment decoder

BCD To 7 segment decoder
Public
project.name

D FLIPFLOP

D FLIPFLOP
Public
project.name

1 to 2 DEMUX

1 to 2 DEMUX
Public
project.name

NOR USING 2 TO 1 MUX

NOR USING 2 TO 1 MUX
Public
project.name

3 bit binary counter

3 bit binary counter
Public
project.name

sequence generator using counter

sequence generator using counter
Public
project.name

bidirectional shift register

bidirectional shift register
Public
project.name

2 to 1 encoder

2 to 1 encoder
Public
project.name

NOT GATE

NOT GATE
Public
project.name

implementation of full adder with mux and counter

implementation of full adder with mux and counter
Public
project.name

AND GATE

AND GATE
Public
project.name

4 bit synchronous down counter

4 bit synchronous down counter
Public
project.name
No result image
Kiruthiga N doesn't have any favourites.
No result image
Kiruthiga N is not a collaborator of any project.