Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
PISO
PISO4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputsHalf Adder
Half AdderHalf Adder
Half Adder4 TO 1 MUX
4 TO 1 MUX4 to 2 priority encoder
4 to 2 priority encoder2 x 1 encoder
2 x 1 encoder2 TO 4 DECODER
2 TO 4 DECODER8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODERUntitled
UntitledTFF
TFFDFF USING JKFF
DFF USING JKFFDFF USING JKFF
DFF USING JKFFSRFF using DFF
SRFF using DFFJK FLIPFLOP
JK FLIPFLOPSR FLIPFLOP
SR FLIPFLOPNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOPT FLIPFLOP
T FLIPFLOPSRFF USING TFF
SRFF USING TFFJKFF Using TFF
JKFF Using TFFT FLIPFLOP
T FLIPFLOPTFF USING SRFF
TFF USING SRFFTFF USING DFF
TFF USING DFFSRFF USING JKFF
SRFF USING JKFFSRFF using DFF
SRFF using DFFNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOP4 BIT RIPPLE COUNTER
4 BIT RIPPLE COUNTERD FLIPFLOP
D FLIPFLOPD FLIPFLOP
D FLIPFLOPJKFF USING DFF
JKFF USING DFFJKFF USING DFF
JKFF USING DFF4 to 16 decoder
4 to 16 decoderAND USING 2 TP 1 MUX
AND USING 2 TP 1 MUXJK FLIPFLOP
JK FLIPFLOPJKFF USING DFF
JKFF USING DFFOCTAL TO BINARY ENCODER
OCTAL TO BINARY ENCODER2 TO 1 MUX
2 TO 1 MUXBCD ADDER
BCD ADDERTFF USING JKFF
TFF USING JKFF4 BIT RIPPLE DOWN COUNTER
4 BIT RIPPLE DOWN COUNTERmod 12 counter
mod 12 counterimplementation using minterms with 2:1 MUX
implementation using minterms with 2:1 MUXVerification of truth table by using OR gate
Verification of truth table by using OR gateAND USING 2 TP 1 MUX
AND USING 2 TP 1 MUX4 bit synchronous down counter
4 bit synchronous down counter4 bit synchronous down counter
4 bit synchronous down counter8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODERNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOP2 TO 1 MULTIPLEXER
2 TO 1 MULTIPLEXERVerification of truth table by using OR gate
Verification of truth table by using OR gateNOR USING 2 TO 1 MUX
NOR USING 2 TO 1 MUX4 bit bidirectional shift register
4 bit bidirectional shift registerOCTAL TO BINARY ENCODER
OCTAL TO BINARY ENCODERJKFF using SRFF
JKFF using SRFFIMPLEMENTATION USING MINTERMS WITH 16:1 MUX
IMPLEMENTATION USING MINTERMS WITH 16:1 MUX3 to 8 DECODER
3 to 8 DECODERSRFF USING TFF
SRFF USING TFF8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODERsequence generator using counter
sequence generator using counterOCTAL TO BINARY ENCODER
OCTAL TO BINARY ENCODER4 bit synchronous down counter
4 bit synchronous down countercounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,0DFF USING SRFF
DFF USING SRFFmod-6 unit distance counter
mod-6 unit distance countersequence generator using counter
sequence generator using countersequence generator using counter
sequence generator using counter4 bit synchronous down counter
4 bit synchronous down counter4 bit synchronous counter
4 bit synchronous counterSISO
SISOimplementation of full adder using counter
implementation of full adder using counterSIPO
SIPOPIPO
PIPO32:1 mux using 4:1 mux
32:1 mux using 4:1 mux4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN countermod 7 counter
mod 7 counter32:1 mux using 4:1 mux
32:1 mux using 4:1 muxDFF USING TFF
DFF USING TFF2 x 1 encoder
2 x 1 encoder2 x 1 encoder
2 x 1 encoder2 x 1 encoder
2 x 1 encoder2 x 1 encoder
2 x 1 encoder32:1 mux using 4:1 mux
32:1 mux using 4:1 muxIMPLEMENTATION USING MINTERNS WITH 4:1 MUX
IMPLEMENTATION USING MINTERNS WITH 4:1 MUX2 TO 1 MUX
2 TO 1 MUX4 bit synchronous counter
4 bit synchronous counter32:1 mux using 4:1 mux
32:1 mux using 4:1 mux1 to 8 DEMUX
1 to 8 DEMUX8 TO 1 MUX
8 TO 1 MUX16 TO 1 MUX
16 TO 1 MUXRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTORRipple carry Adder
Ripple carry AdderBCD ADDER
BCD ADDER4 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTOR3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIER1 BIT MAGNITUDE COMPARATOR
1 BIT MAGNITUDE COMPARATOR2 TO 1 MUX
2 TO 1 MUXHalf Adder
Half AdderAND USING 2 TP 1 MUX
AND USING 2 TP 1 MUXBCD TO DECIMAL DECODER
BCD TO DECIMAL DECODERNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOP3 to 8 DECODER
3 to 8 DECODERJK FLIPFLOP
JK FLIPFLOPDFF USING JKFF
DFF USING JKFFDFF USING SRFF
DFF USING SRFFJKFF Using TFF
JKFF Using TFFSRFF USING JKFF
SRFF USING JKFFDFF USING SRFF
DFF USING SRFF16 TO 1 MUX
16 TO 1 MUXDFF USING TFF
DFF USING TFF4 X 2 ENCODER
4 X 2 ENCODERIMPLEMENTATION USING MINTERMS WITH 8:1 MUX
IMPLEMENTATION USING MINTERMS WITH 8:1 MUXNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPJKFF USING DFF
JKFF USING DFF16 TO 1 MUX
16 TO 1 MUX8 TO 1 MUX
8 TO 1 MUX32:1 mux using 4:1 mux
32:1 mux using 4:1 muxSR FLIPFLOP
SR FLIPFLOP4 bit ripple up down counter
4 bit ripple up down counterNAND BASED SR FLIPFLOP
NAND BASED SR FLIPFLOPD FLIPFLOP
D FLIPFLOPDECIMAL TO BCD ENCODER
DECIMAL TO BCD ENCODER2 x 1 encoder
2 x 1 encoder32 TO 1 MUX USING 4 TO 1 MUX
32 TO 1 MUX USING 4 TO 1 MUXNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPAND USING 2 TP 1 MUX
AND USING 2 TP 1 MUXDECIMAL TO BCD ENCODER
DECIMAL TO BCD ENCODERAND USING 2 TP 1 MUX
AND USING 2 TP 1 MUX8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODER4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counterOCTAL TO BINARY ENCODER
OCTAL TO BINARY ENCODER8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODERDECIMAL TO BCD ENCODER
DECIMAL TO BCD ENCODERBCD to 7 SEGMENT DECODER
BCD to 7 SEGMENT DECODERNAND USING 2 TO 1 MUX
NAND USING 2 TO 1 MUXOR USING 2 TO 1 MUX
OR USING 2 TO 1 MUX4 bit bidirectional shift register
4 bit bidirectional shift registerEXOR USING 2 TO 1 MUX
EXOR USING 2 TO 1 MUX2 x 1 encoder
2 x 1 encoder2 x 1 encoder
2 x 1 encoderTFF
TFF2 TO 4 DECODER
2 TO 4 DECODER32 TO 1 MUX USING 4 TO 1 MUX
32 TO 1 MUX USING 4 TO 1 MUX1 TO 16 DEMUX
1 TO 16 DEMUX24 TO 1 MUX USING 8 TO 1 MUX
24 TO 1 MUX USING 8 TO 1 MUXDECIMAL TO BCD ENCODER
DECIMAL TO BCD ENCODERDFF USING SRFF
DFF USING SRFFimplementation of full adder using counter
implementation of full adder using counter2 x 1 encoder
2 x 1 encoderTFF USING SRFF
TFF USING SRFFmod-6 unit distance counter
mod-6 unit distance counterJKFF Using TFF
JKFF Using TFFJK FLIPFLOP
JK FLIPFLOP24 TO 1 MUX USING 1 MUX
24 TO 1 MUX USING 1 MUX8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODERAND USING 2 TP 1 MUX
AND USING 2 TP 1 MUXNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOP4 bit ripple up down counter
4 bit ripple up down counterJKFF USING DFF
JKFF USING DFFRIPPLE CARRY SUBTRACTOR
RIPPLE CARRY SUBTRACTOR32:1 mux using 4:1 mux
32:1 mux using 4:1 mux3 BIT PARALLEL MULTIPLIER
3 BIT PARALLEL MULTIPLIERimplementation using minterms with 2:1 MUX
implementation using minterms with 2:1 MUX4 BIT ADDER /SUBTRACTOR
4 BIT ADDER /SUBTRACTOR3 bit binary counter
3 bit binary countercounter that counts 0,2,4,7,0
counter that counts 0,2,4,7,032:1 mux using 4:1 mux
32:1 mux using 4:1 muxNOT USING 2 TO 1 MUX
NOT USING 2 TO 1 MUXNOR USING 2 TO 1 MUX
NOR USING 2 TO 1 MUX8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODER4 BIT UNIVERSAL SHIFT REGISTER
4 BIT UNIVERSAL SHIFT REGISTERNOR BASED SR FLIPFLOP
NOR BASED SR FLIPFLOPsequence generator using counter
sequence generator using counterDECIMAL TO BCD ENCODER
DECIMAL TO BCD ENCODER4 TO 1 MUX
4 TO 1 MUXJKFF using SRFF
JKFF using SRFF2 x 1 encoder
2 x 1 encoderimplementation of full adder with mux and counter
implementation of full adder with mux and counter4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counter8 TO 3 PRIORITY ENCODER
8 TO 3 PRIORITY ENCODERJKFF USING DFF
JKFF USING DFFcircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0Binary To Gray Code Converter
Binary To Gray Code ConverterBinary To Gray Code Converter
Binary To Gray Code Converter