Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
4 BIT PARITY CHECKER VIII
4 BIT PARITY CHECKER VIIIFull adder using 2 hald adders
Full adder using 2 hald addersAND gate
AND gateDE MORGANS THEORM 2
DE MORGANS THEORM 2ASSOCIATIVE LAW OF MULTIPLICATION
ASSOCIATIVE LAW OF MULTIPLICATION4 bit synchronous counter
4 bit synchronous counterDISTRIBUTIVE PROPERTY 2
DISTRIBUTIVE PROPERTY 22 TO 1 MUX
2 TO 1 MUX8 TO 1 MUX
8 TO 1 MUX4-BIT RIPPLE COUNTER WITH DECODED OUTPUTS
4-BIT RIPPLE COUNTER WITH DECODED OUTPUTS4 BIT RIPPLE COUNTER
4 BIT RIPPLE COUNTERMOD 12 COUNTER
MOD 12 COUNTER4 bit synchronous UP/DOWN counter
4 bit synchronous UP/DOWN counterFULL ADDER-NAND NAND IMPLEMENTATION
FULL ADDER-NAND NAND IMPLEMENTATIONVerification of Boolean postulates and laws
Verification of Boolean postulates and lawsimplementation of full adder with mux and counter
implementation of full adder with mux and counterHalf adder using minimal number of NAND gates
Half adder using minimal number of NAND gatesDemorgans theorem-I
Demorgans theorem-I4 bit synchronous down counter
4 bit synchronous down counterMOD 12 COUNTER
MOD 12 COUNTERFULL ADDER USING BASIC GATES
FULL ADDER USING BASIC GATESMOD 7 COUNTER
MOD 7 COUNTERNOR gate
NOR gateCOMMUTATIVE LAW OF ADDITION
COMMUTATIVE LAW OF ADDITIONNOT
NOTDemorgans theprem-II
Demorgans theprem-IIDISTRIBUTIVE PROPERTY
DISTRIBUTIVE PROPERTYHalf subtractor using basic gates
Half subtractor using basic gatesHlaf adder
Hlaf adderOR
OREX-OR gate
EX-OR gateNAND gate
NAND gateEX NOR
EX NORABSORPTION LAW 2
ABSORPTION LAW 2CONSENSUS THEROEM
CONSENSUS THEROEMHalf adder using basic gates
Half adder using basic gatesFULL ADDER USING BASIC GATES
FULL ADDER USING BASIC GATES4 bit ripple counter
4 bit ripple counter4 bit ripple down counter
4 bit ripple down counterABSORPTION LAW 1
ABSORPTION LAW 116 TO 1 MUX
16 TO 1 MUXUntitled
UntitledFULL ADDER USING BASIC GATE
FULL ADDER USING BASIC GATECONSENSUS LAW
CONSENSUS LAWAND gate
AND gateVERIFICAT
VERIFICATUntitled
UntitledDECIMAL TO BCD ENCODER
DECIMAL TO BCD ENCODERHALF SUBTRACTOR
HALF SUBTRACTORFULL ADDER USING BASIC GATE
FULL ADDER USING BASIC GATE2- BIT MAGNITUDE COMPARATOR
2- BIT MAGNITUDE COMPARATORimplementation of full adder using counter
implementation of full adder using countercircuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 0
circuit that counts (0,2,4...14)when input is 1 and counts (1,3...15)when input is 04 bit ripple counter with decoded outputs
4 bit ripple counter with decoded outputsCOMMUTATIVE LAW OF MULTIPLICATION
COMMUTATIVE LAW OF MULTIPLICATIONASSOCIATIVE LAW OF ADDITION
ASSOCIATIVE LAW OF ADDITIONFULL ADDER USING NOR GATES
FULL ADDER USING NOR GATESVERFICATION OF BOOLEAN LAWS AND POSTULATES
VERFICATION OF BOOLEAN LAWS AND POSTULATES