project.name

Ishitwa Agrawal

Member since: 4 years

Educational Institution: Ajay Kumar Garg Engineering College

Country: India

3x8 decoder

3x8 decoder
Public
project.name

d_flipflop

d_flipflop
Public
project.name

serial_in_serial_out

serial_in_serial_out
Public
project.name

datapath2

datapath2
Public
project.name

datapath

datapath
Public
project.name

half adder

half adder
Public
project.name

4X16 Decoder

4X16 Decoder
Public
project.name

jk_flip_flop

jk_flip_flop
Public
project.name

serial_in_parallel_out

serial_in_parallel_out
Public
project.name

4X1 MUX

4X1 MUX
Public
project.name

full adder

full adder
Public
project.name

8-bit alu

8-bit alu
Public
project.name

excersice1

excersice1
Public
project.name

SR FLIPFLOP

SR FLIPFLOP
Public
project.name

8-bit input/output

8-bit input/output
Public
project.name

Example Usage of Splitters

Example Usage of Splitters
Public
project.name

2x4 decoder example

2x4 decoder example
Public
project.name
No result image
Ishitwa Agrawal doesn't have any favourites.
No result image
Ishitwa Agrawal is not a collaborator of any project.