Member since: 3 years
Educational Institution: Not Entered
Country: Not Entered
BTOG ADITYA
BTOG ADITYAMaster Slave
Master Slave1*8 demultiplexer
1*8 demultiplexerExp7.1
Exp7.1Clocked SR using NAND
Clocked SR using NAND2*2mul
2*2mulD latch using NOR
D latch using NORModified SR circuit
Modified SR circuitExperiment 15A
Experiment 15AExperiment 14B
Experiment 14BUniversal Register Exp 17
Universal Register Exp 171*8 demultiplexer
1*8 demultiplexerexperiment 17 JK right shift
experiment 17 JK right shiftSR Latch
SR LatchState Diagram or table
State Diagram or tableExperiment 9A
Experiment 9AExperiment 15B
Experiment 15B3 to 8 line decoder
3 to 8 line decoderEXP 17 shift left using D
EXP 17 shift left using DExp 17 shift right using D
Exp 17 shift right using D2 to 4 line decoder
2 to 4 line decoderUntitled
UntitledUntitled
Untitled2*4 decoder
2*4 decoder3*8 decoder
3*8 decoderExp 8a
Exp 8a3 bit circuit
3 bit circuitExp 11 A
Exp 11 AClocked SR using NOR
Clocked SR using NORUntitled
UntitledExperiment 8b
Experiment 8bGTOB ADITYA
GTOB ADITYA3*3Mul
3*3MulExperiment 9B
Experiment 9B7A exp
7A expFull Adder From 2 half Adders
Full Adder From 2 half Addersexperiment 17 shift left jk
experiment 17 shift left jkT FLIP FLOP
T FLIP FLOPJ K flip flop using D
J K flip flop using D1*4 demultiplexer
1*4 demultiplexerExperiment 16
Experiment 16D latch using NAND
D latch using NANDFull Adder From 2 half Adders
Full Adder From 2 half Adders