project.name

Aditya Khare

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

BTOG ADITYA

BTOG ADITYA
Public
project.name

Master Slave

Master Slave
Public
project.name

1*8 demultiplexer

1*8 demultiplexer
Public
project.name

Exp7.1

Exp7.1
Public
project.name

Clocked SR using NAND

Clocked SR using NAND
Public
project.name

2*2mul

2*2mul
Public
project.name

D latch using NOR

D latch using NOR
Public
project.name

Modified SR circuit

Modified SR circuit
Public
project.name

Experiment 15A

Experiment 15A
Public
project.name

Experiment 14B

Experiment 14B
Public
project.name

Universal Register Exp 17

Universal Register Exp 17
Public
project.name

1*8 demultiplexer

1*8 demultiplexer
Public
project.name

experiment 17 JK right shift

experiment 17 JK right shift
Public
project.name

SR Latch

SR Latch
Public
project.name

State Diagram or table

State Diagram or table
Public
project.name

Experiment 9A

Experiment 9A
Public
project.name

Experiment 15B

Experiment 15B
Public
project.name

3 to 8 line decoder

3 to 8 line decoder
Public
project.name

EXP 17 shift left using D

EXP 17 shift left using D
Public
project.name

Exp 17 shift right using D

Exp 17 shift right using D
Public
project.name

2 to 4 line decoder

2 to 4 line decoder
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

2*4 decoder

2*4 decoder
Public
project.name

3*8 decoder

3*8 decoder
Public
project.name

Exp 8a

Exp 8a
Public
project.name

3 bit circuit

3 bit circuit
Public
project.name

Exp 11 A

Exp 11 A
Public
project.name

Clocked SR using NOR

Clocked SR using NOR
Public
project.name

Untitled

Untitled
Public
project.name

Experiment 8b

Experiment 8b
Public
project.name

GTOB ADITYA

GTOB ADITYA
Public
project.name

3*3Mul

3*3Mul
Public
project.name

Experiment 9B

Experiment 9B
Public
project.name

7A exp

7A exp
Public
project.name

Full Adder From 2 half Adders

Full Adder From 2 half Adders
Public
project.name

experiment 17 shift left jk

experiment 17 shift left jk
Public
project.name

T FLIP FLOP

T FLIP FLOP
Public
project.name

J K flip flop using D

J K flip flop using D
Public
project.name

1*4 demultiplexer

1*4 demultiplexer
Public
project.name

Experiment 16

Experiment 16
Public
project.name

D latch using NAND

D latch using NAND
Public
project.name

Full Adder From 2 half Adders

Full Adder From 2 half Adders
Public
project.name
No result image
Aditya Khare doesn't have any favourites.
No result image
Aditya Khare is not a collaborator of any project.