Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
ALU
ALUSISO and SIPO
SISO and SIPOd flip flops
d flip flops3 by 8 decoder corrected
3 by 8 decoder corrected3 by 8 decoder
3 by 8 decoderSR flip flop
SR flip flopdemux 4*1
demux 4*1exp 10 (b)
exp 10 (b)exp 10 (a)
exp 10 (a)jk flip flop
jk flip flopArithmetic logic unit
Arithmetic logic unitSISO and SIPO
SISO and SIPO1X4 DEMULTIPLEXER
1X4 DEMULTIPLEXERPIPO
PIPOCarry LOok ahead
Carry LOok aheadbinary to gray and vice versa
binary to gray and vice versaJK flip flop
JK flip flopexp 6(b)
exp 6(b)3 bit binary adder and subtractor
3 bit binary adder and subtractorCarry Look Ahead
Carry Look AheadALU
ALUPriority Encoder
Priority Encoder3X8 DEMULTIPLEXER
3X8 DEMULTIPLEXERALU Circuit design
ALU Circuit design2 Bit ALU
2 Bit ALUExp. 6-> 2*2 Binary Multiplier
Exp. 6-> 2*2 Binary Multiplier2*2 Binary Multiplier
2*2 Binary Multiplier2 to 4 decoder
2 to 4 decoderadders and subtractors-half & full
adders and subtractors-half & fullexp 11A
exp 11AUntitled
UntitledPISO
PISOSISO and SIPO
SISO and SIPOgates
gatesUntitled
UntitledSISO and SIPO
SISO and SIPODEMUL
DEMULEXPERIMENT 9 4X1MUX
EXPERIMENT 9 4X1MUXUntitled
Untitled3-bit parallel binary Adder/Subbtractor
3-bit parallel binary Adder/Subbtractor