Member since: 726 days
Educational Institution:
Country: Not Entered
OR Gate
OR GatePISO
PISOFull Subtractor
Full SubtractorNOR Gate
NOR Gate1X4 De-Multiplexer
1X4 De-Multiplexer8X1 Multiplexer Assesment
8X1 Multiplexer AssesmentSR and D Flip FLop using NAND
SR and D Flip FLop using NANDPriority Encoder
Priority EncoderPriority Encoder
Priority Encoder4X1 MUX
4X1 MUX1x8 De-multiplexers
1x8 De-multiplexers8X1 MUX
8X1 MUXXNOR Gate
XNOR GateArithmetic logic unit
Arithmetic logic unit4X1 Multiplexer
4X1 MultiplexerN -Parallel Subtractor
N -Parallel SubtractorArithmetic logic unit
Arithmetic logic unitHalf Subtractor
Half SubtractorAND Gate
AND GateXOR Gate
XOR GatePriority Encoder
Priority EncoderGray to Binary
Gray to Binary1x4 De-multiplexers
1x4 De-multiplexers3 - Bit Parallel Adder
3 - Bit Parallel AdderBinary To Gray Code
Binary To Gray CodePIPO
PIPONAND Gate
NAND GatePriority Encoder
Priority EncoderArithmetic logic unit
Arithmetic logic unit1X8 De-Multiplexer
1X8 De-MultiplexerSISO and SIPO
SISO and SIPO4X1 MUX
4X1 MUXFull Adder
Full AdderHalf Adder
Half AdderNOT Gate
NOT Gate