Member since: 901 days
Educational Institution:
Country: Not Entered
PISO
PISOArithmetic logic unit
Arithmetic logic unitAND Gate
AND GateNOR Gate
NOR Gate1x8 De-multiplexers
1x8 De-multiplexers1X4 De-Multiplexer
1X4 De-Multiplexer8X1 Multiplexer Assesment
8X1 Multiplexer AssesmentSR and D Flip FLop using NAND
SR and D Flip FLop using NANDPriority Encoder
Priority EncoderPriority Encoder
Priority Encoder4X1 MUX
4X1 MUX8X1 MUX
8X1 MUXXNOR Gate
XNOR GateArithmetic logic unit
Arithmetic logic unit4X1 Multiplexer
4X1 MultiplexerN -Parallel Subtractor
N -Parallel SubtractorHalf Subtractor
Half SubtractorXOR Gate
XOR GateNAND Gate
NAND GateFull Subtractor
Full SubtractorGray to Binary
Gray to Binary1x4 De-multiplexers
1x4 De-multiplexers3 - Bit Parallel Adder
3 - Bit Parallel AdderBinary To Gray Code
Binary To Gray CodePIPO
PIPOPriority Encoder
Priority EncoderArithmetic logic unit
Arithmetic logic unit1X8 De-Multiplexer
1X8 De-MultiplexerSISO and SIPO
SISO and SIPOFull Adder
Full AdderHalf Adder
Half AdderNOT Gate
NOT GatePriority Encoder
Priority EncoderOR Gate
OR Gate4X1 MUX
4X1 MUX