Member since: 4 years
Educational Institution: GLA UNIVERSITY
Country: India
syncronous up counter
syncronous up counterUntitled
Untitledsubtractor using full adder
subtractor using full addermod 4 syncronous up counter
mod 4 syncronous up counterALU
ALUMUX
MUXhalf subtractor using EXOR,AND,NOT gates
half subtractor using EXOR,AND,NOT gatesBCD DECODER CIRCUIT
BCD DECODER CIRCUITfull adder with using EXOR gate
full adder with using EXOR gatehalf subtractor using EXOR,AND,NOT gates
half subtractor using EXOR,AND,NOT gatesBINARY CODED DECIMAL DECODER 7 SEGMENT DISPLAY OUTPUT DEVICE
BINARY CODED DECIMAL DECODER 7 SEGMENT DISPLAY OUTPUT DEVICEhalf adder
half addergates
gatesUntitled
Untitledfull subtractor usnig two half subtractor
full subtractor usnig two half subtractorADDER
ADDER4 BIT PIPO SHIFT REGISTER
4 BIT PIPO SHIFT REGISTER4 BIT SISO SHIFT REGISTER
4 BIT SISO SHIFT REGISTERBCD DECODER CIRCUIT
BCD DECODER CIRCUIT4 BIT SIPO SHIFT REGISTER
4 BIT SIPO SHIFT REGISTERhalf subtractor using EXOR,AND,NOT gates
half subtractor using EXOR,AND,NOT gates