project.name

Nirmal

Member since: 49 days

Educational Institution: Not Entered

Country: Not Entered

LAB 4, PART 3

Public
LAB 4, PART 3

LAB 4, PART 4 & 5

Public
LAB 4, PART 4 & 5

Lab 3 - D FF

Public
Lab 3 - D FF

Experiment 2 (part 2)

Public
Experiment 2 (part 2)

Experiment 2 - part 1

Public
Experiment 2 - part 1

2 input clock AND gate

Public
2 input clock AND gate

2 Input NAND Gate

Public
2 Input NAND Gate

2 Input XOR gate

Public
2 Input XOR gate

5 Input OR gate

Public
5 Input OR gate

2 Input OR gate

Public
2 Input OR gate

3 Input AND gate

Public
3 Input AND gate

5 Input AND gate

Public
5 Input AND gate

Inverter With Clock And Flag

Public
Inverter With Clock And Flag

experiment 1 - Inverter

Public
experiment 1 - Inverter
No result image
Nirmal doesn't have any favourites.