project.name

Nirmal

Member since: 3 years

Educational Institution: Not Entered

Country: Not Entered

5 Input OR gate

5 Input OR gate
Public
project.name

2 Input OR gate

2 Input OR gate
Public
project.name

LAB 4, PART 3

LAB 4, PART 3
Public
project.name

2 Input Nor Gate

2 Input Nor Gate
Public
project.name

Experiment 2 - part 1

Experiment 2 - part 1
Public
project.name

Experiment 2 (part 2)

Experiment 2 (part 2)
Public
project.name

2 Input NAND Gate

2 Input NAND Gate
Public
project.name

Lab 3 - D FF

Lab 3 - D FF
Public
project.name

LAB 4, PART 4 & 5

LAB 4, PART 4 & 5
Public
project.name

2 Input XOR gate

2 Input XOR gate
Public
project.name

5 Input AND gate

5 Input AND gate
Public
project.name

experiment 1 - Inverter

experiment 1 - Inverter
Public
project.name

Inverter With Clock And Flag

Inverter With Clock And Flag
Public
project.name

3 Input AND gate

3 Input AND gate
Public
project.name

2 input clock AND gate

2 input clock AND gate
Public
project.name
No result image
Nirmal doesn't have any favourites.
No result image
Nirmal is not a collaborator of any project.