Biprajit Debnath - Circuits

Biprajit Debnath

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

Shift register - SISO

Shift register - SISO

Public

project.name

4-Bit Synchronous Counter

4-Bit Synchronous Counter

Public

project.name

Full Adder

Full Adder

Public

project.name

PISO (Parallel In Serial Out)

PISO (Parallel In Serial Out)

Public

project.name

3 Bit SISO shift register

3 Bit SISO shift register

Public

project.name

Counter

Counter

Public

project.name

SISO

SISO

Public

project.name

PIPO (Parallel In Parallel Out)

PIPO (Parallel In Parallel Out)

Public

project.name

XNOR USING NAND GATES

XNOR USING NAND GATES

Public

project.name

XNOR USING NAND GATES

XNOR USING NAND GATES

Public

project.name

XNOR USING NAND GATES

XNOR USING NAND GATES

Public

project.name

Half Adder

Half Adder

Public

project.name

MOD 10 Counter

MOD 10 Counter

Public

project.name

SIPO (Serial In Parallel Out)

SIPO (Serial In Parallel Out)

Public

project.name

SR-Latch 1

SR-Latch 1

Public

project.name

exp1

exp1

Public

project.name

4bit adder(gates)

4bit adder(gates)

Public

project.name

Ripple Carry Adder

Ripple Carry Adder

Public

project.name

Full-Subtractor

Full-Subtractor

Public

project.name

Half Subtractor

Half Subtractor

Public

project.name

Half-subtractor

Half-subtractor

Public

project.name

Seven Segment Display

Seven Segment Display

Public

project.name

Binary Adder

Binary Adder

Public

project.name

SR-Latch

SR-Latch

Public

project.name

D Latch

D Latch

Public

project.name

JK Flip Flop

JK Flip Flop

Public

project.name

T Flip Flop

T Flip Flop

Public

project.name

JK Flip Flop

JK Flip Flop

Public

project.name

T FLIP FLOP

T FLIP FLOP

Public

project.name

JK FLIP FLOP

JK FLIP FLOP

Public

project.name

JK Flip flop

JK Flip flop

Public

project.name

JK FLIP FLOP

JK FLIP FLOP

Public

project.name

T FlipFlop

T FlipFlop

Public

project.name

SR latch(clock)

SR latch(clock)

Public

project.name

Full Subtractor With Universal Gate

Full Subtractor With Universal Gate

Public

project.name

7 Segment Display Logic

7 Segment Display Logic

Public

project.name

2's complement

2's complement

Public

project.name

ALU Example

ALU Example

Public

project.name

AND gate

AND gate

Public

project.name

NOR-AND comb(1)

NOR-AND comb(1)

Public

project.name

all gates

all gates

Public

project.name

Untitled

Untitled

Public

project.name

derived NOR Gate

derived NOR Gate

Public

project.name

Full Subtractor

Full Subtractor

Public

project.name

half adder from universal gates

half adder from universal gates

Public

project.name

Half Adder

Half Adder

Public

project.name

Full Adder From 2 half Adders

Full Adder From 2 half Adders

Public

project.name

Half Subtractor

Half Subtractor

Public

project.name

half subtractor from universal gates

half subtractor from universal gates

Public

project.name

Full Adder - Universal Gate

Full Adder - Universal Gate

Public

project.name

7 Segment Display

7 Segment Display

Public

project.name

XNOR USING NAND GATES

XNOR USING NAND GATES

Public

project.name

Ripple Carry Adder

Ripple Carry Adder

Public

project.name

D Flip Flop

D Flip Flop

Public

project.name

SR latch

SR latch

Public

project.name

SR-Latch

SR-Latch

Public

project.name

Ripple Carry Adder

Ripple Carry Adder

Public

project.name

Biprajit Debnath doesn't have any favourites.

Biprajit Debnath is not a collaborator of any project.